## Microchip

## dsPIC30F/33F Programmer's Reference Manual

High-performance Digital Signal Controllers

## Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KeeLoq, KeeLoq logo, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, PICkit, PICDEM, PICDEM.net, PICtail, PIC ${ }^{32}$ logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.
All other trademarks mentioned herein are property of their respective companies.
© 2008, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

[^0]
## Table of Contents

PAGE
SECTION 1. INTRODUCTION ..... 1-1
Introduction ..... 1-2
Manual Objective ..... 1-2
Development Support ..... 1-2
Style and Symbol Conventions ..... 1-3
Instruction Set Symbols ..... 1-4
Related Documents ..... 1-5
SECTION 2. PROGRAMMER'S MODEL ..... 2-1
dsPIC30F/33F Overview ..... 2-2
Programmer's Model ..... 2-3
SECTION 3. INSTRUCTION SET OVERVIEW ..... 3-1
Introduction ..... 3-2
Instruction Set Overview ..... 3-2
Instruction Set Summary Tables ..... 3-3
SECTION 4. INSTRUCTION SET DETAILS ..... 4-1
Data Addressing Modes ..... 4-2
Program Addressing Modes ..... 4-11
Instruction Stalls ..... 4-12
Byte Operations ..... 4-13
Word Move Operations ..... 4-16
Using 10-bit Literal Operands ..... 4-19
Software Stack Pointer and Frame Pointer ..... 4-20
Conditional Branch Instructions ..... 4-25
Z Status Bit ..... 4-26
Assigned Working Register Usage ..... 4-27
DSP Data Formats ..... 4-30
Accumulator Usage ..... 4-32
Accumulator Access ..... 4-33
DSP MAC Instructions ..... 4-33
DSP Accumulator Instructions ..... 4-37
Scaling Data with the FBCL Instruction ..... 4-37
Normalizing the Accumulator with the FBCL Instruction ..... 4-39
SECTION 5. INSTRUCTION DESCRIPTIONS ..... 5-1
Instruction Symbols ..... 5-2
Instruction Encoding Field Descriptors Introduction ..... 5-2
Instruction Description Example ..... 5-6
Instruction Descriptions ..... 5-7
SECTION 6. REFERENCE ..... 6-1
Data Memory Map ..... 6-2
Core Special Function Register Map ..... 6-4
Program Memory Map ..... 6-7
Instruction Bit Map ..... 6-9
Instruction Set Summary Table ..... 6-11
Revision History ..... 6-19

## dsPIC30F/33F Programmer's Reference Manual

NOTES:

## HIGHLIGHTS

This section of the manual contains the following topics:
1.1 Introduction ..... 1-2
1.2 Manual Objective ..... 1-2
1.3 Development Support ..... 1-2
1.4 Style and Symbol Conventions ..... 1-3
1.5 Instruction Set Symbols ..... 1-4
1.6 Related Documents ..... 1-5

### 1.1 Introduction

Microchip Technology's focus is on products that meet the needs of the embedded control market. We are a leading supplier of:

- 8-bit general purpose microcontrollers (PIC ${ }^{\circledR}$ MCUs)
- dsPIC30F and dsPIC33F 16-bit Digital Signal Controllers (dsPIC ${ }^{\circledR}$ DSCs)
- Speciality and standard nonvolatile memory devices
- Security devices (KeeLoQ ${ }^{\circledR}$ Security ICs)
- Application-specific standard products

Please request a Microchip Product Selector Guide for a listing of all the interesting products that we have to offer. This literature can be obtained from your local sales office or downloaded from the Microchip web site (www.microchip.com).

### 1.2 Manual Objective

PICmicro MCU, dsPIC30F and dsPIC33F devices are grouped by the size of their Instruction Word and Data Path. The current device families are:

1. Base-Line: 12-bit Instruction Word length, 8-bit Data Path
2. Mid-Range: 14 -bit Instruction Word length, 8 -bit Data Path
3. High-End: 16-bit Instruction Word length, 8-bit Data Path
4. Enhanced: 16 -bit Instruction Word length, 8-bit Data Path
5. dsPIC30F/33F: 24-bit Instruction Word length, 16-bit Data Path

This manual is a software developer's reference for the dsPIC30F and dsPIC33F DSC device families. This manual describes the Instruction Set in detail and also provides general information to assist the user in developing software for the dsPIC30F and dsPIC33F families.
This manual does not include detailed information about the core, peripherals, system integration or device-specific information. The user should refer to the "dsPIC30F Family Reference Manual" (DS70046) for information about the core, peripherals and system integration. For device-specific information, the user should refer to the individual data sheets. The information that can be found in the data sheets includes:

- Device memory map
- Device pinout and packaging details
- Device electrical specifications
- List of peripherals included on the device

Code examples are given throughout this manual. These examples are valid for any device in the dsPIC30F or dsPIC33F family.

### 1.3 Development Support

Microchip offers a wide range of development tools that allow users to efficiently develop and debug application code. Microchip's development tools can be broken down into four categories:

- Code generation
- Hardware/Software debug
- Device programmer
- Product evaluation boards

Information about the latest tools, product briefs and user guides can be obtained from the Microchip web site (www.microchip.com) or from your local Microchip Sales Office.
Microchip offers other reference tools to speed the development cycle. These include:

- Application Notes
- Reference Designs
- Microchip web site
- Local Sales Offices with Field Application Support
- Corporate Support Line

The Microchip web site also lists the other sites that may be useful references.

### 1.4 Style and Symbol Conventions

Throughout this document, certain style and font format conventions are used. Most format conventions imply a distinction should be made for the emphasized text. The MCU industry has many symbols and non-conventional word definitions/abbreviations. Table 1-1 provides a description of the conventions used in this document.

## Table 1-1: Document Conventions

| Symbol or Term | Description |
| :---: | :---: |
| set | To force a bit/register to a value of logic ' 1 '. |
| clear | To force a bit/register to a value of logic ' 0 '. |
| Reset | 1) To force a register/bit to its default state. <br> 2) A condition in which the device places itself after a device Reset occurs. Some bits will be forced to ' 0 ' (such as interrupt enable bits), while others will be forced to ' 1 ' (such as the I/O data direction bits). |
| 0xnnnn | Designates the number 'nnnn' in the hexadecimal number system. These conventions are used in the code examples. For example, 0x013F or 0xA800. |
| : (colon) | Used to specify a range or the concatenation of registers/bits/pins. One example is ACCAU:ACCAH:ACCAL, which is the concatenation of three registers to form the 40-bit Accumulator. <br> Concatenation order (left-right) usually specifies a positional relationship (MSb to LSb, higher to lower). |
| < > | Specifies bit(s) locations in a particular register. One example is $S R<I P L 2: I P L 0>$ (or IPL<2:0>), which specifies the register and associated bits or bit positions. |
| LSb, MSb | Indicates the Least Significant or Most Significant bit in a field. |
| LSB, MSB, Isw, msw | Indicates the Least/Most Significant Byte or least/most significant word in a field of bits. |
| Courier Font | Used for code examples, binary numbers and for Instruction Mnemonics in the text. |
| Times Font | Used for equations and variables. |
| Times, Bold Font, Italics | Used in explanatory text for items called out from a graphic/equation/example. |
| Note: | A Note presents information that we wish to re-emphasize, either to help you avoid a common pitfall, or make you aware of operating differences between some device family members. In most instances, a Note is used in a shaded box (as illustrated below), however, when referenced to a table, a Note will stand-alone and immediately follow the associated table (as illustrated below Table 1-2). |
|  | Note: This is a Note in a shaded note box. |

### 1.5 Instruction Set Symbols

The Summary Tables in Section 3.2 and Section 6.5, and the instruction descriptions in Section 5.4 utilize the symbols shown in Table 1-2.

Table 1-2: Symbols Used in Instruction Summary Tables and Descriptions

| Symbol | Description |
| :---: | :---: |
| \{ \} | Optional field or operation |
| [text] | The location addressed by text |
| (text) | The contents of text |
| \#text | The literal defined by text |
| $a \in[b, c, d]$ | "a" must be in the set of [b, c, d] |
| <n:m> | Register bit field |
| \{label:\} | Optional label name |
| Acc | Accumulator A or Accumulator B |
| AWB | Accumulator Write Back |
| bit4 | 4-bit wide bit position (0:7 in Byte mode, 0:15 in Word mode) |
| Expr | Absolute address, label or expression (resolved by the linker) |
| f | File register address |
| lit1 | 1-bit literal (0:1) |
| lit4 | 4-bit literal ( $0: 15$ ) |
| lit5 | 5-bit literal (0:31) |
| lit8 | 8-bit literal (0:255) |
| lit10 | 10-bit literal (0:255 in Byte mode, 0:1023 in Word mode) |
| lit14 | 14-bit literal (0:16383) |
| lit16 | 16-bit literal (0:65535) |
| lit23 | 23-bit literal (0:8388607) |
| Slit4 | Signed 4-bit literal (-8:7) |
| Slit6 | Signed 6-bit literal (-32:31) (range is limited to -16:16) |
| Slit10 | Signed 10-bit literal (-512:511) |
| Slit16 | Signed 16-bit literal (-32768:32767) |
| TOS | Top-of-Stack |
| Wb | Base working register |
| Wd | Destination working register (direct and indirect addressing) |
| Wm, Wn | Working register divide pair (dividend, divisor) |
| Wm * Wm | Working register multiplier pair (same source register) |
| Wm * Wn | Working register multiplier pair (different source registers) |
| Wn | Both source and destination working register (direct addressing) |
| Wnd | Destination working register (direct addressing) |
| Wns | Source working register (direct addressing) |
| WREG | Default working register (assigned to W0) |
| Ws | Source working register (direct and indirect addressing) |
| Wx | Source Addressing mode and working register for X data bus prefetch |
| Wxd | Destination working register for $X$ data bus prefetch |
| Wy | Source Addressing mode and working register for Y data bus prefetch |
| Wyd | Destination working register for Y data bus prefetch |

Note: The range of each symbol is instruction dependent. Refer to Section 5. "Instruction Descriptions" for the specific instruction range.

### 1.6 Related Documents

Microchip, as well as other sources, offer additional documentation which can aid in your development with dsPIC30F/dsPIC33F DSCs. These lists contain the most common documentation, but other documents may also be available. Please check the Microchip web site (www.microchip.com) for the latest published technical documentation.

### 1.6.1 Microchip Documentation

The following dsPIC30F/dsPIC33F documentation is available from Microchip at the time of this writing. Many of these documents provide application-specific information that gives actual examples of using, programming and designing with dsPIC30F/dsPIC33F DSCs.

1. dsPIC30F Family Reference Manual (DS70046)

The dsPIC30F Family Reference Manual provides information about the dsPIC30F architecture, peripherals and system integration features. The details of device operation are provided in this document, along with numerous code examples. The information contained in this manual complements the information in the dsPIC33F Data Sheet.
2. dsPIC30F Family Overview (DS70043) and dsPIC33F Product Overview (DS70155)

These documents provide a summary of the available family variants, including device pinouts, memory sizes and available peripherals.
3. dsPIC30F Data Sheet (DS70083) and dsPIC33F Data Sheet (DS70165)

The data sheets contain device-specific information, such as pinout and packaging details, electrical specifications and memory maps. Please check the Microchip web site (www.microchip.com) for a list of available device data sheets.

### 1.6.2 Third Party Documentation

There are several documents available from third party sources around the world. Microchip does not review these documents for technical accuracy. However, they may be a helpful source for understanding the operation of Microchip dsPIC30F or dsPIC33F devices. Please refer to the Microchip web site (www.microchip.com) for third party documentation related to the dsPIC30F and dsPIC33F families.

NOTES:

## Section 2. Programmer's Model

## HIGHLIGHTS

This section of the manual contains overview information about the dsPIC30F and dsPIC33F devices. It contains the following major topics:
2.1 dsPIC30F/33F Overview.................................................................................................2-2
2.2 Programmer's Model.
2-3

## 2.1

dsPIC30F/33F Overview
The core of dsPIC30F and dsPIC33F devices is a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including support for DSP. The core has a 24 -bit instruction word, with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to $4 \mathrm{M} \times 24$ bits of user program memory space. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. The majority of instructions execute in a single cycle, and overhead free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible.
The dsPIC30F and dsPIC33F have sixteen, 16 -bit working registers. Each of the working registers can act as a data, address or offset register. The 16th working register (W15) operates as a software Stack Pointer for interrupts and calls.
The instruction set is identical for the dsPIC30F and dsPIC33F architectures. There are two classes of instructions: the MCU class of instructions and the DSP class of instructions. These two instruction classes are seamlessly integrated into the architecture and execute from a single execution unit. The instruction set includes many Addressing modes and was designed for optimum C compiler efficiency.

The data space can be addressed as 32 K words or 64 Kbytes and is split into two blocks, referred to as $X$ and $Y$ data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operate solely through the $X$ memory AGU, which accesses the entire memory map as one linear data space. The DSP dual source class of instructions operates through the X and Y AGUs, which splits the data address space into two parts. The $X$ and $Y$ data space boundary is arbitrary and device-specific.
The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary, defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were the data space, which is useful for storing data coefficients.
Overhead free circular buffers (modulo addressing) are supported in both X and Y address spaces. The modulo addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports bit-reverse addressing, to greatly simplify input or output data reordering for radix-2 FFT algorithms.
The core supports Inherent (no operand), Relative, Literal, Memory Direct, Register Direct, Register Indirect and Register Offset Addressing modes. Each instruction is associated with a predefined Addressing mode group, depending upon its functional requirements. As many as 7 Addressing modes are supported for each instruction.
For most instructions, the dsPIC30F/33F is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, 3-operand instructions can be supported, allowing $A+B=C$ operations to be executed in a single cycle.
The DSP engine features a high-speed, 17-bit by 17 -bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value, up to 16 bits right, or up to 16 bits left, in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal real-time performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two working registers. This requires that the data space be split for these instructions and linear for all others. This is achieved in a transparent and flexible manner through dedicating certain working registers to each address space.

The dsPIC30F has a vectored exception scheme with support for up to 8 sources of non-maskable traps and up to 54 interrupt sources. The dsPIC33F has a similar exception scheme, but supports up to 118 interrupt sources. In both families, each interrupt source can be assigned to one of seven priority levels.

### 2.2 Programmer's Model

Figure 2-1 shows the programmer's model diagram for dsPIC30F and dsPIC33F.
All registers in the programmer's model are memory mapped and can be manipulated directly by the instruction set. A description of each register is provided in Table 2-1.

Table 2-1: Programmer's Model Register Descriptions

| Register | Description |
| :--- | :--- |
| ACCA, ACCB | 40-bit DSP Accumulators |
| CORCON | CPU Core Configuration register |
| DCOUNT | DO Loop Count register |
| DOEND | DO Loop End Address register |
| DOSTART | DO Loop Start Address register |
| PC | 23-bit Program Counter |
| PSVPAG | Program Space Visibility Page Address register |
| RCOUNT | Repeat Loop Count register |
| SPLIM | Stack Pointer Limit Value register |
| SR | ALU and DSP Engine STATUS register |
| TBLPAG | Table Memory Page Address register |
| W0-W15 | Working register array |

### 2.2.1 Working Register Array

The 16 working (W) registers can function as data, address or offset registers. The function of a W register is determined by the instruction that accesses it.
Byte instructions, which target the working register array, only affect the Least Significant Byte (LSB) of the target register. Since the working registers are memory mapped, the Least and Most Significant Bytes can be manipulated through byte-wide data memory space accesses.

### 2.2.2 Default Working Register (WREG)

The instruction set can be divided into two instruction types: working register instructions and file register instructions. The working register instructions use the working register array as data values, or as addresses that point to a memory location. In contrast, file register instructions operate on a specific memory address contained in the instruction opcode.
File register instructions that also utilize a working register do not specify the working register that is to be used for the instruction. Instead, a default working register (WREG) is used for these file register instructions. Working register, W0, is assigned to be the WREG. The WREG assignment is not programmable.

### 2.2.3 Software Stack Frame Pointer

A frame is a user-defined section of memory in the stack, used by a function to allocate memory for local variables. W14 has been assigned for use as a Stack Frame Pointer with the link (LNK) and unlink (ULNK) instructions. However, if a Stack Frame Pointer and the LNK and ULNK instructions are not used, W14 can be used by any instruction in the same manner as all other W registers. See 4.7.3 "Software Stack Frame Pointer" for detailed information about the Frame Pointer.

Figure 2-1: Programmer's Model Diagram


### 2.2.4 Software Stack Pointer

W15 serves as a dedicated Software Stack Pointer, and will be automatically modified by function calls, exception processing and returns. However, W15 can be referenced by any instruction in the same manner as all other W registers. This simplifies reading, writing and manipulating the Stack Pointer. Refer to 4.7.1 "Software Stack Pointer" for detailed information about the Stack Pointer.

### 2.2.5 Stack Pointer Limit Register (SPLIM)

The SPLIM is a 16-bit register associated with the Stack Pointer. It is used to prevent the Stack Pointer from overflowing and accessing memory beyond the user allocated region of stack memory. Refer to 4.7.5 "Stack Pointer Overflow" for detailed information about the SPLIM.

### 2.2.6 Accumulator A, Accumulator B

Accumulator $A$ (ACCA) and Accumulator $B$ (ACCB) are 40-bit wide registers, utilized by DSP instructions to perform mathematical and shifting operations. Each accumulator is composed of 3 memory mapped registers:

- AccxU (bits 39-32)
- AccxH (bits 31-16)
- AccxL (bits 15-0)

Refer to 4.12 "Accumulator Usage" for details on using ACCA and ACCB.

### 2.2.7 Program Counter

The Program Counter ( PC ) is 23 bits wide. Instructions are addressed in the $4 \mathrm{M} \times 24$-bit user program memory space by $\mathrm{PC}<22: 1>$, where $\mathrm{PC}<0>$ is always set to ' 0 ' to maintain instruction word alignment and provide compatibility with data space addressing. This means that during normal instruction execution, the PC increments by 2.
Program memory located at $0 \times 80000000$ and above is utilized for device configuration data, Unit ID and Device ID. This region is not available for user code execution and the PC can not access this area. However, one may access this region of memory using table instructions. Refer to the "dsPIC30F Family Reference Manual" (DS70046) for details on accessing the configuration data, Unit ID and Device ID.

### 2.2.8 TBLPAG Register

The TBLPAG register is used to hold the upper 8 bits of a program memory address during table read and write operations. Table instructions are used to transfer data between program memory space and data memory space. Refer to the "dsPIC30F Family Reference Manual" (DS70046) for details on accessing program memory with the table instructions.

### 2.2.9 PSVPAG Register

Program space visibility allows the user to map a 32-Kbyte section of the program memory space into the upper 32 Kbytes of data address space. This feature allows transparent access of constant data through instructions that operate on data memory. The PSVPAG register selects the 32-Kbyte region of program memory space that is mapped to the data address space. Refer to the "dsPIC30F Family Reference Manual" (DS70046) for details on program space visibility.

The 14-bit RCOUNT register contains the loop counter for the REPEAT instruction. When a REPEAT instruction is executed, RCOUNT is loaded with the repeat count of the instruction, either "lit14" for the "REPEAT \#lit14" instruction, or the contents of Wn for the "REPEAT Wn" instruction. The REPEAT loop will be executed RCOUNT + 1 time.

Note 1: If a REPEAT loop is executing and gets interrupted, RCOUNT may be cleared by the Interrupt Service Routine to break out of the REPEAT loop when the foreground code is re-entered.
2: Refer to the "dsPIC30F Family Reference Manual" (DS70046) for complete details about REPEAT loops.

### 2.2.11 DCOUNT Register

The 14-bit DCOUNT register contains the loop counter for hardware DO loops. When a DO instruction is executed, DCOUNT is loaded with the loop count of the instruction, either "lit14" for the "DO \#lit14, Expr" instruction, or the 14 Least Significant bits of Ws for the "DO Ws, Expr" instruction. The DO loop will be executed DCOUNT + 1 time.

Note 1: DCOUNT contains a shadow register. See 2.2.16 "Shadow Registers" for information on shadowing.
2: Refer to the "dsPIC30F Family Reference Manual" (DS70046) for complete details about DO loops.

### 2.2.12 DOSTART Register

The DOSTART register contains the starting address for a hardware DO loop. When a DO instruction is executed, DOSTART is loaded with the address of the instruction following the DO instruction. This location in memory is the start of the DO loop. When looping is activated, program execution continues with the instruction stored at the DOSTART address after the last instruction in the DO loop is executed. This mechanism allows for zero overhead looping.

Note 1: DOSTART has a shadow register. See 2.2.16 "Shadow Registers" for information on shadowing.
2: Refer to the "dsPIC30F Family Reference Manual" (DS70046) for complete details about DO loops.

### 2.2.13 DOEND Register

The DOEND register contains the ending address for a hardware DO loop. When a DO instruction is executed, DOEND is loaded with the address specified by the expression in the DO instruction. This location in memory specifies the last instruction in the DO loop. When looping is activated and the instruction stored at the DOEND address is executed, program execution will continue from the DO loop start address (stored in the DOSTART register).

Note 1: DOEND has a shadow register. See 2.2.16 "Shadow Registers" for information on shadowing.
2: Refer to the "dsPIC30F Family Reference Manual" (DS70046) for complete details about DO loops.

### 2.2.14 STATUS Register

The 16-bit STATUS register, shown in Register 2-1, maintains status information for instructions which have most recently been executed. Operation Status bits exist for MCU operations, loop operations and DSP operations. Additionally, the STATUS register contains the CPU Interrupt Priority Level bits, IPL<2:0>, which are used for interrupt processing.

### 2.2.14.1 MCU ALU Status Bits

The MCU operation Status bits are either affected or used by the majority of instructions in the instruction set. Most of the logic, math, rotate/shift and bit instructions modify the MCU Status bits after execution, and the conditional Branch instructions use the state of individual Status bits to determine the flow of program execution. All conditional branch instructions are listed in 4.8 "Conditional Branch Instructions".

The Carry, Zero, Overflow, Negative and Digit Carry (C, Z, OV, N and DC) bits are used to show the immediate status of the MCU ALU. They indicate when an operation has resulted in a Carry, Zero, Overflow, Negative result and Digit Carry, respectively. When a subtract operation is performed, the C flag is used as a Borrow flag.
The $Z$ status bit is a special zero status bit that is useful for extended precision arithmetic. The $Z$ bit functions like a normal $Z$ flag for all instructions except those that use a carry or borrow input (ADDC, CPB, SUBB and SUBBR). See 4.9 " $Z$ Status Bit" for usage of the $Z$ status bit.

Note 1: All MCU bits are shadowed during execution of the PUSH.S instruction and they are restored on execution of the POP. S instruction.
2: All MCU bits, except the DC flag (which is not in the SRL), are stacked during exception processing (see 4.7.1 "Software Stack Pointer").

### 2.2.14.2 Loop Status Bits

The DO Active and REPEAT Active (DA, RA) bits are used to indicate when looping is active. The DO instructions affect the DA flag, which indicates that a DO loop is active. The DA flag is set to ' 1 ' when the first instruction of the DO loop is executed, and it is cleared when the last instruction of the loop completes final execution. Likewise, the RA flag indicates that a REPEAT instruction is being executed, and it is only affected by the REPEAT instructions. The RA flag is set to ' 1 ' when the instruction being repeated begins execution, and it is cleared when the instruction being repeated completes execution for the last time.
The DA flag is read-only. This means that looping may not be initiated by writing a ' 1 ' to DA, nor looping may be terminated by writing a ' 0 ' to DA. If a DO loop must be terminated prematurely, the EDT bit, CORCON<11>, should be used.
Since the RA flag is also read-only, it may not be directly cleared. However, if a REPEAT or its target instruction is interrupted, the Interrupt Service Routine may clear the RA flag of the SRL, which resides on the stack. This action will disable looping once program execution returns from the Interrupt Service Routine, because the restored RA will be ' 0 '.

### 2.2.14.3 DSP ALU Status Bits

The high byte of the STATUS Register (SRH) is used by the DSP class of instructions, and it is modified when data passes through one of the adders. The SRH provides status information about overflow and saturation for both accumulators. The Saturate A, Saturate B, Overflow A and Overflow $B$ (SA, SB, OA, OB) bits provide individual accumulator status, while the Saturate $A B$ and Overflow $A B$ (SAB, OAB) bits provide combined accumulator status. The SAB and OAB bits provide the software developer efficiency in checking the register for saturation or overflow.
The OA and OB bits are used to indicate when an operation has generated an overflow into the guard bits (bits 32 through 39) of the respective accumulator. This condition can only occur when the processor is in Super Saturation mode, or if saturation is disabled. It indicates that the operation has generated a number which cannot be represented with the lower 31 bits of the accumulator.
The SA and SB bits are used to indicate when an operation has generated an overflow out of the Most Significant bit of the respective accumulator. The SA and SB bits are active, regardless of the Saturation mode (Disabled, Normal or Super) and may be considered "sticky". Namely, once the SA or SB is set to ' 1 ', it can only be cleared manually by software, regardless of subsequent DSP operations. When required, it is recommended that the bits be cleared with the BCLR instruction.
For convenience, the OA and OB bits are logically ORed together to form the OAB flag, and the SA and SB bits are logically ORed to form the SAB flag. These cumulative status bits provide efficient overflow and saturation checking when an algorithm is implemented, which utilizes both accumulators. Instead of interrogating the OA and the OB bits independently for arithmetic overflows, a single check of OAB may be performed. Likewise, when checking for saturation, SAB may be examined instead of checking both the SA and SB bits. Note that clearing the SAB flag will clear both the SA and SB bits.

### 2.2.14.4 Interrupt Priority Level Status Bits

The three Interrupt Priority Level (IPL) bits of the SRL, SR<7:5>, and the IPL3 bit, CORCON<3>, set the CPU's IPL which is used for exception processing. Exceptions consist of interrupts and hardware traps. Interrupts have a user-defined priority level between 0 and 7, while traps have a fixed priority level between 8 and 15. The fourth Interrupt Priority Level bit, IPL3, is a special IPL bit that may only be read or cleared by the user. This bit is only set when a hardware trap is activated and it is cleared after the trap is serviced.
The CPU's IPL identifies the lowest level exception which may interrupt the processor. The interrupt level of a pending exception must always be greater than the CPU's IPL for the CPU to process the exception. This means that if the IPL is 0 , all exceptions at priority Level 1 and above may interrupt the processor. If the IPL is 7, only hardware traps may interrupt the processor.
When an exception is serviced, the IPL is automatically set to the priority level of the exception being serviced, which will disable all exceptions of equal and lower priority. However, since the IPL field is read/write, one may modify the lower three bits of the IPL in an Interrupt Service Routine to control which exceptions may preempt the exception processing. Since the SRL is stacked during exception processing, the original IPL is always restored after the exception is serviced. If required, one may also prevent exceptions from nesting by setting the NSTDIS bit, INTCON1<15>.

Note: Refer to the "dsPIC30F Family Reference Manual" (DS70046) for complete details on exception processing.

### 2.2.15 Core Control Register

The 16-bit CPU Core Control Register (CORCON), shown in Register 2-2, is used to set the configuration of the CPU. This register provides the ability to:

- map program space into data space
- set the ACCA and ACCB saturation enable
- set the Data Space Write Saturation mode
- set the Accumulator Saturation and Rounding modes
- set the Multiplier mode for DSP operations
- terminate DO loops prematurely

On device Reset, the CORCON is set to $0 \times 0020$, which sets the following mode:

- Program Space not Mapped to Data Space (PSV = 0)
- ACCA and ACCB Saturation Disabled (SATA = 0, SATB = 0)
- Data Space Write Saturation Enabled (SATDW = 1)
- Accumulator Saturation mode set to normal (ACCSAT = 0)
- Accumulator Rounding mode set to unbiased (RND = 0)
- DSP Multiplier mode set to signed fractional (US = $0, \mathbf{I F}=0$ )

In addition to setting CPU modes, the CORCON contains status information about the DO loop nesting level ( $\mathrm{DL}<2: 0>$ ) and the $\mathrm{IPL}<3>$ status bit, which indicates if a trap exception is being processed.

### 2.2.16 Shadow Registers

A shadow register is used as a temporary holding register and can transfer its contents to or from the associated host register upon some event. Some of the registers in the programmer's model have a shadow register, which is utilized during the execution of a DO, POP.S or PUSH.S instruction. Shadow register usage is shown in Table 2-2.

## Table 2-2: $\quad$ Automatic Shadow Register Usage

| Location | Do | POP.S/PUSH.S |
| :--- | :---: | :---: |
| DCOUNT | Yes | - |
| DOSTART | Yes | - |
| DOEND | Yes | - |
| STATUS Register - <br> DC, N, OV, Z and C bits | - | Yes |
| W0-W3 | - | Yes |

Since the DCOUNT, DOSTART and DOEND registers are shadowed, the ability to nest DO loops without additional overhead is provided. Since all shadow registers are one register deep, up to one level of DO loop nesting is possible. Further nesting of DO loops is possible in software, with support provided by the DO Loop Nesting Level Status bits in the CORCON, CORCON<10:8>.

Note: All shadow registers are one register deep and are not directly accessible. Additional shadowing may be performed in software using the software stack.

## Register 2-1: SR, STATUS Register

| High Byte (SRH): <br> R-0 R-0 |  | R/C-0 | R/C-0 | R-0 | R/C-0 | R-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OA | OB | SA | SB | OAB | SAB | DA | DC |
| bit 15 |  |  |  |  |  |  |  |


| Low Byte (SRL): |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W-0 | R/W-0 | R/W-0 | R-0 | $\mathrm{R} / \mathrm{W}-0$ |  | $\mathrm{R} / \mathrm{W}-0$ | $\mathrm{R} / \mathrm{W}-0$ | $\mathrm{R} / \mathrm{W}-0$ |
|  | $\mathrm{IPL}<2: 0>$ |  | RA | N | OV | Z | C |  |
| bit 7 |  |  |  | bit 0 |  |  |  |  |

bit 15 OA: Accumulator A Overflow bit
$1=$ Accumulator A overflowed
$0=$ Accumulator $A$ has not overflowed
bit 14 OB: Accumulator B Overflow bit
1 = Accumulator B overflowed
$0=$ Accumulator $B$ has not overflowed
bit 13 SA: Accumulator A Saturation bit ${ }^{(1,2)}$
$1=$ Accumulator $A$ is saturated or has been saturated at some time
$0=$ Accumulator $A$ is not saturated
bit $12 \quad$ SB: Accumulator $B$ Saturation bit ${ }^{(1,2)}$
$1=$ Accumulator $B$ is saturated or has been saturated at some time
$0=$ Accumulator $B$ is not saturated
bit 11 OAB: OA || OB Combined Accumulator Overflow bit
$1=$ Accumulators A or B have overflowed
$0=$ Neither Accumulators A or B have overflowed
bit $10 \quad$ SAB: SA || SB Combined Accumulator bit ${ }^{(1,2,3)}$
$1=$ Accumulators $A$ or $B$ are saturated or have been saturated at some time in the past
$0=$ Neither Accumulators A or B are saturated
bit 9 DA: DO Loop Active bit ${ }^{(4)}$
$1=$ DO loop in progress
$0=$ DO loop not in progress
bit 8 DC: MCU ALU Half Carry bit
$1=$ A carry-out from the Most Significant bit of the lower nibble occurred
$0=$ No carry-out from the Most Significant bit of the lower nibble occurred
bit 7-5 IPL<2:0>: Interrupt Priority Level bits ${ }^{(5)}$
111 = CPU Interrupt Priority Level is 7 (15). User interrupts disabled
$110=$ CPU Interrupt Priority Level is 6 (14)
101 = CPU Interrupt Priority Level is 5 (13)
$100=$ CPU Interrupt Priority Level is 4 (12)
011 = CPU Interrupt Priority Level is 3 (11)
$010=$ CPU Interrupt Priority Level is 2 (10)
$001=$ CPU Interrupt Priority Level is 1 (9)
$000=$ CPU Interrupt Priority Level is 0 (8)
bit 4 RA: REPEAT Loop Active bit
1 = REPEAT loop in progress
$0=$ REPEAT loop not in progress
bit $3 \quad \mathbf{N}$ : MCU ALU Negative bit
$1=$ The result of the operation was negative
$0=$ The result of the operation was not negative
bit 2 OV: MCU ALU Overflow bit
1 = Overflow occurred
$0=$ No overflow occurred

## Register 2-1: SR, STATUS Register (Continued)

## bit 1 Z: MCU ALU Zero bit ${ }^{(6)}$

1 = The result of the operation was zero
$0=$ The result of the operation was not zero
bit $0 \quad$ C: MCU ALU Carry/Borrow bit
$1=$ A carry-out from the Most Significant bit occurred
$0=$ No carry-out from the Most Significant bit occurred
Note 1: This bit may be read or cleared, but not set.
2: Once this bit is set, it must be cleared manually by software.
3: Clearing this bit will clear SA and SB.
4: This bit is read only.
5: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL, if IPL<3>=1.
6: Refer to 4.9 "Z Status Bit" for operation with ADDC, CPB, SUBB and SUBBR instructions.

| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $C=$ Clearable bit |
| $-n=$ Value at POR | $' 1 '=$ bit is set | $' 0 '=$ bit is cleared |

## Register 2-2: CORCON, Core Control Register

| High Byte: <br> $U$ | $U$ | $U$ | $R / W-0$ | $R(0) / W-0$ | $R-0$ | $R-0$ | $R / W-0$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | ---: |
| - | - | - | US | EDT |  | $D L<2: 0>$ |  |
| bit 15 |  |  |  |  |  | bit 8 |  |


| Low Byte: <br> R/W-0 | R/W-0 | R/W-1 | R/W-0 | R/C-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SATA | SATB | SATDW | ACCSAT | IPL3 | PSV | RND | IF |
| bit 7 |  |  |  |  | bit 0 |  |  |

bit 15-13 Unused
bit 12 US: Unsigned or Signed Multiplier Mode Select bit 1 = Unsigned mode enabled for DSP multiply operations
$0=$ Signed mode enabled for DSP multiply operations
bit 11 EDT: Early DO Loop Termination Control bit ${ }^{(1)}$
$1=$ Terminate executing DO loop at end of current iteration
$0=$ No effect
bit 10-8 DL<2:0>: DO Loop Nesting Level Status bits ${ }^{(2,3)}$
$111=$ DO looping is nested at 7 levels
$110=\mathrm{DO}$ looping is nested at 6 levels
$110=\mathrm{DO}$ looping is nested at 5 levels
$110=$ DO looping is nested at 4 levels
$011=$ DO looping is nested at 3 levels
$010=$ DO looping is nested at 2 levels
001 = DO looping is active, but not nested (just 1 level)
$000=$ DO looping is not active
bit $7 \quad$ SATA: ACCA Saturation Enable bit
$1=$ Accumulator A saturation enabled
$0=$ Accumulator A saturation disabled
bit 6 SATB: ACCB Saturation Enable bit
$1=$ Accumulator $B$ saturation enabled
$0=$ Accumulator B saturation disabled
bit 5 SATDW: Data Space Write from DSP Engine Saturation Enable bit 1 = Data space write saturation enabled
$0=$ Data space write saturation disabled
bit 4 ACCSAT: Accumulator Saturation Mode Select bit
$1=9.31$ saturation (Super Saturation)
$0=1.31$ saturation (Normal Saturation)
bit 3 IPL3: Interrupt Priority Level 3 Status bit ${ }^{(4,5)}$
$1=$ CPU Interrupt Priority Level is 8 or greater (trap exception activated)
$0=$ CPU Interrupt Priority Level is 7 or less (no trap exception activated)
bit 2 PSV: Program Space Visibility in Data Space Enable bit
1 = Program space visible in data space
$0=$ Program space not visible in data space

## Register 2-2: $\quad$ CORCON, Core Control Register (Continued)

bit 1 RND: Rounding Mode Select bit 1 = Biased (conventional) rounding enabled
$0=$ Unbiased (convergent) rounding enabled
bit $0 \quad$ IF: Integer or Fractional Multiplier Mode Select bit
1 = Integer mode enabled for DSP multiply operations
$0=$ Fractional mode enabled for DSP multiply operations

## Note 1: This bit will always read ' 0 '.

2: $\mathrm{DL}<2: 1>$ are read only.
3: The first two levels of DO loop nesting are handled by hardware.
4: This bit may be read or cleared, but not set.
5: This bit is concatenated with the $\mathrm{IPL}<2: 0>$ bits $(\mathrm{SR}<7: 5>)$ to form the CPU Interrupt Priority Level.

| Legend: |  |  |  |
| :--- | :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $C=$ Clearable bit | $x=$ bit is unknown |
| $-n=$ Value at POR | $' 1$ ' = bit is set | $' 0$ ' = bit is cleared | $U=$ Unimplemented bit, read as ' 0 ' |

NOTES:

## Section 3. Instruction Set Overview

## HIGHLIGHTS

This section of the manual contains the following major topics:
3.1 Introduction ..... 3-2
3.2 Instruction Set Overview ..... 3-2
3.3 Instruction Set Summary Tables ..... 3-3

### 3.1 Introduction

The dsPIC30F/33F instruction set provides a broad suite of instructions, which supports traditional microcontroller applications and a class of instructions, which supports math intensive applications. Since almost all of the functionality of the PIC MCU instruction set has been maintained, this hybrid instruction set allows a friendly DSP migration path for users already familiar with the PIC microcontroller.

### 3.2 Instruction Set Overview

The dsPIC30F/33F instruction set contains 84 instructions, which can be grouped into the ten functional categories shown in Table 3-1. Table 1-2 defines the symbols used in the instruction summary tables, Table 3-2 through Table 3-11. These tables define the syntax, description, storage and execution requirements for each instruction. Storage requirements are represented in 24-bit instruction words and execution requirements are represented in instruction cycles.

Table 3-1: $\quad$ dsPIC30F/33F Instruction Groups

| Functional Group | Summary Table | Page \# |
| :--- | :---: | :---: |
| Move Instructions | Table 3-2 | $3-3$ |
| Math Instructions | Table 3-3 | $3-4$ |
| Logic Instructions | Table 3-4 | $3-5$ |
| Rotate/Shift Instructions | Table 3-5 | $3-6$ |
| Bit Instructions | Table 3-6 | $3-7$ |
| Compare/Skip Instructions | Table 3-7 | $3-8$ |
| Program Flow Instructions | Table 3-8 | $3-9$ |
| Shadow/Stack Instructions | Table 3-9 | $3-10$ |
| Control Instructions | Table 3-10 | $3-10$ |
| DSP Instructions | Table 3-11 | $3-10$ |

Most instructions have several different Addressing modes and execution flows, which require different instruction variants. For instance, there are six unique $A D D$ instructions and each instruction variant has its own instruction encoding. Instruction format descriptions and specific instruction operation are provided in Section 3. "Instruction Set Overview". Additionally, a composite alphabetized instruction set table is provided in Section 6. "Reference".

### 3.2.1 Multi-Cycle Instructions

As the instruction summary tables show, most instructions execute in a single cycle, with the following exceptions:

- Instructions DO, MOV.D, POP.D, PUSH.D, TBLRDH, TBLRDL, TBLWTH and TBLWTL require 2 cycles to execute.
- Instructions DIV.S, DIV.U and DIVF are single-cycle instructions, which should be executed 18 consecutive times as the target of a REPEAT instruction.
- Instructions that change the program counter also require 2 cycles to execute, with the extra cycle executed as a NOP. SKIP instruction, which skips over a 2-word instruction, requires 3 instruction cycles to execute, with 2 cycles executed as a NOP.
- The RETFIE, RETLW and RETURN are a special case of an instruction that changes the program counter. These execute in 3 cycles, unless an exception is pending and then they execute in 2 cycles.

Note: Instructions which access program memory as data, using Program Space Visibility, will incur a one or two cycle delay. However, when the target instruction of a REPEAT loop accesses program memory as data, only the first execution of the target instruction is subject to the delay. See the "dsPIC30F Family Reference Manual" (DS70046) for details.

### 3.2.2 Multi-Word Instructions

As defined by Table 3-2: "Move Instructions", almost all instructions consume one instruction word ( 24 bits), with the exception of the CALL, DO and GOTO instructions, which are Program Flow Instructions, listed in Table 3-8. These instructions require two words of memory because their opcodes embed large literal operands.

### 3.3 Instruction Set Summary Tables

Table 3-2: Move Instructions

| Assembly Syntax |  | Description | Words | Cycles | Page \# |
| :--- | :--- | :--- | ---: | ---: | :---: |
| EXCH | Wns,Wnd | Swap Wns and Wnd | 1 | 1 | $5-115$ |
| MOV | f \{,WREG] | (see Note) | Move f to destination | 1 | 1 |
| MOV | WREG,f | Move WREG to f | 1 | 1 | $5-145$ |
| MOV | f,Wnd | Move f to Wnd | 1 | 1 | $5-147$ |
| MOV | Wns,f | Move Wns to f | 1 | 1 | $5-148$ |
| MOV.B | \#lit8,Wnd | Move 8-bit literal to Wnd | 1 | 1 | $5-149$ |
| MOV | \#lit16,Wnd | Move 16-bit literal to Wnd | 1 | 1 | $5-150$ |
| MOV | [Ws+Slit10],Wnd | Move [Ws + signed 10-bit offset] to Wnd | 1 | 1 | $5-151$ |
| MOV | Wns,[Wd+Slit10] | Move Wns to [Wd + signed 10-bit offset] | 1 | 1 | $5-152$ |
| MOV | Ws,Wd | Move Ws to Wd | 1 | 1 | $5-153$ |
| MOV.D | Ws,Wnd | Move double Ws to Wnd:Wnd + 1 | 1 | 2 | $5-155$ |
| MOV.D | Wns,Wd | Move double Wns:Wns + 1 to Wd | 1 | 2 | $5-157$ |
| SWAP | Wn | Wn = byte or nibble swap Wn | 1 | 1 | $5-249$ |
| TBLRDH | Ws,Wd | Read high program word to Wd | 1 | 2 | $5-250$ |
| TBLRDL | Ws,Wd | Read low program word to Wd | 1 | 2 | $5-252$ |
| TBLWTH | Ws,Wd | Write Ws to high program word | 1 | 2 | $5-254$ |
| TBLWTL | Ws,Wd | Write Ws to low program word | 1 | 2 | $5-256$ |

Note: When the optional $\{, W R E G\}$ operand is specified, the destination of the instruction is WREG. When $\{, W R E G\}$ is not specified, the destination of the instruction is the file register f.

Table 3-3: Math Instructions

| Assembly Syntax |  | Description | Words | Cycles | Page \# |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADD | $\mathrm{f}\{, \mathrm{WREG}\}^{(1)}$ | Destination $=\mathrm{f}+$ WREG | 1 | 1 | 5-7 |
| ADD | \#lit10,Wn | $\mathrm{Wn}=\mathrm{lit} 10+\mathrm{Wn}$ | 1 | 1 | 5-8 |
| ADD | Wb,\#lit5,Wd | $\mathrm{Wd}=\mathrm{Wb}+\mathrm{lit5}$ | 1 | 1 | 5-9 |
| ADD | Wb,Ws,Wd | $\mathrm{Wd}=\mathrm{Wb}+\mathrm{Ws}$ | 1 | 1 | 5-10 |
| ADDC | $\mathrm{f}\left\{\right.$,WREG\} ${ }^{(1)}$ | Destination $=\mathrm{f}+\mathrm{WREG}+(\mathrm{C})$ | 1 | 1 | 5-14 |
| ADDC | \#lit10,Wn | $W \mathrm{n}=\mathrm{lit} 10+\mathrm{Wn}+(\mathrm{C})$ | 1 | 1 | 5-15 |
| ADDC | Wb,\#lit5,Wd | $\mathrm{Wd}=\mathrm{Wb}+\mathrm{lit5}+(\mathrm{C})$ | 1 | 1 | 5-16 |
| ADDC | Wb,Ws,Wd | $\mathrm{Wd}=\mathrm{Wb}+\mathrm{Ws}+(\mathrm{C})$ | 1 | 1 | 5-17 |
| DAW.B | Wn | $\mathrm{W} \mathrm{n}=$ decimal adjust W n | 1 | 1 | 5-95 |
| DEC | f \{,WREG\} ${ }^{(1)}$ | Destination $=\mathrm{f}-1$ | 1 | 1 | 5-96 |
| DEC | Ws,Wd | $\mathrm{Wd}=\mathrm{Ws}-1$ | 1 | 1 | 5-97 |
| DEC2 | f \{,WREG\} ${ }^{(1)}$ | Destination $=\mathrm{f}-2$ | 1 | 1 | 5-98 |
| DEC2 | Ws,Wd | $\mathrm{Wd}=\mathrm{Ws}-2$ | 1 | 1 | 5-99 |
| DIV.S | Wm, Wn | Signed 16/16-bit integer divide | 1 | $18^{(2)}$ | 5-101 |
| DIV.SD | Wm, Wn | Signed 32/16-bit integer divide | 1 | $18^{(2)}$ | 5-101 |
| DIV.U | Wm, Wn | Unsigned 16/16-bit integer divide | 1 | $18^{(2)}$ | 5-103 |
| DIV.UD | Wm, Wn | Unsigned 32/16-bit integer divide | 1 | $18^{(2)}$ | 5-103 |
| DIVF | Wm, Wn | Signed 16/16-bit fractional divide | 1 | $18^{(2)}$ | 5-105 |
| INC | $\mathrm{f}\{, \mathrm{WREG}\}^{(1)}$ | Destination $=\mathrm{f}+1$ | 1 | 1 | 5-124 |
| INC | Ws,Wd | $\mathrm{Wd}=\mathrm{Ws}+1$ | 1 | 1 | 5-125 |
| INC2 | f \{,WREG\} ${ }^{(1)}$ | Destination $=\mathrm{f}+2$ | 1 | 1 | 5-126 |
| INC2 | Ws,Wd | $\mathrm{Wd}=\mathrm{Ws}+2$ | 1 | 1 | 5-127 |
| MUL | f | W3:W2 = f * WREG | 1 | 1 | 5-169 |
| MUL.SS | Wb,Ws,Wnd | $\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=\operatorname{sign}(\mathrm{Wb}) * \operatorname{sign}(\mathrm{Ws})$ | 1 | 1 | 5-170 |
| MUL.SU | Wb,\#lit5,Wnd | $\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=\operatorname{sign}(\mathrm{Wb}) *$ unsign(lit5) | 1 | 1 | 5-172 |
| MUL.SU | Wb,Ws,Wnd | $\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=\operatorname{sign}(\mathrm{Wb})^{*}$ unsign(Ws) | 1 | 1 | 5-174 |
| MUL.US | Wb,Ws,Wnd | $\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=$ unsign( Wb ) * $\operatorname{sign}(\mathrm{Ws})$ | 1 | 1 | 5-176 |
| MUL.UU | Wb,\#lit5,Wnd | $\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=$ unsign(Wb) * unsign(lit5) | 1 | 1 | 5-178 |
| MUL.UU | Wb,Ws,Wnd | $\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=$ unsign(Wb) * unsign(Ws) | 1 | 1 | 5-179 |
| SE | Ws,Wnd | Wnd = sign-extended Ws | 1 | 1 | 5-220 |
| SUB | $\mathrm{f}\left\{\right.$,WREG\} ${ }^{(1)}$ | Destination $=\mathrm{f}-$ WREG | 1 | 1 | 5-230 |
| SUB | \#lit10,Wn | $\mathrm{Wn}=\mathrm{Wn}-\mathrm{lit} 10$ | 1 | 1 | 5-231 |
| SUB | Wb,\#lit5,Wd | $\mathrm{Wd}=\mathrm{Wb}-\mathrm{lit5}$ | 1 | 1 | 5-232 |
| SUB | Wb,Ws,Wd | $\mathrm{Wd}=\mathrm{Wb}-\mathrm{Ws}$ | 1 | 1 | 5-233 |
| SUBB | $\mathrm{f}\{, \mathrm{WREG}\}^{(1)}$ | Destination $=\mathrm{f}-\mathrm{WREG}-(\overline{\mathrm{C}})$ | 1 | 1 | 5-236 |
| SUBB | \#lit10,Wn | $\mathrm{Wn}=\mathrm{Wn}-\mathrm{lit} 10-(\overline{\mathrm{C}})$ | 1 | 1 | 5-237 |
| SUBB | Wb,\#lit5,Wd | $\mathrm{Wd}=\mathrm{Wb}-\mathrm{lit5}-(\overline{\mathrm{C}})$ | 1 | 1 | 5-238 |
| SUBB | Wb,Ws,Wd | $\mathrm{Wd}=\mathrm{Wb}-\mathrm{Ws}-(\overline{\mathrm{C}})$ | 1 | 1 | 5-239 |
| SUBBR | $\mathrm{f}\{, \mathrm{WREG}\}^{(1)}$ | Destination = WREG $-\mathrm{f}-(\overline{\mathrm{C}})$ | 1 | 1 | 5-241 |
| SUBBR | Wb,\#lit5,Wd | $\mathrm{Wd}=$ lit5 $-\mathrm{Wb}-(\overline{\mathrm{C}})$ | 1 | 1 | 5-242 |
| SUBBR | Wb,Ws,Wd | $\mathrm{Wd}=\mathrm{Ws}-\mathrm{Wb}-(\overline{\mathrm{C}})$ | 1 | 1 | 5-243 |
| SUBR | $\mathrm{f}\{, \mathrm{WREG}\}^{(1)}$ | Destination = WREG - f | 1 | 1 | 5-245 |
| SUBR | Wb,\#lit5,Wd | $\mathrm{Wd}=$ lit5 -Wb | 1 | 1 | 5-246 |
| SUBR | Wb,Ws,Wd | $\mathrm{Wd}=\mathrm{Ws}-\mathrm{Wb}$ | 1 | 1 | 5-247 |
| ZE | Ws,Wnd | Wnd = zero-extended Ws | 1 | 1 | 5-264 |

Note 1: When the optional \{,WREG\} operand is specified, the destination of the instruction is WREG. When $\{, W R E G\}$ is not specified, the destination of the instruction is the file register f .
2: The divide instructions must be preceded with a "REPEAT \#17" instruction, such that they are executed 18 consecutive times.

Table 3-4: Logic Instructions

| Assembly Syntax |  | Description | Words | Cycles | Page \# |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AND | f \{,WREG\} ${ }^{\text {(see Note) }}$ | Destination = f.AND. WREG | 1 | 1 | 5-19 |
| AND | \#lit10,Wn | Wn = lit10.AND. Wn | 1 | 1 | 5-20 |
| AND | Wb,\#lit5,Wd | Wd = Wb .AND. lit5 | 1 | 1 | 5-21 |
| AND | Wb,Ws,Wd | Wd = Wb .AND. Ws | 1 | 1 | 5-22 |
| CLR | f | $\mathrm{f}=0 \times 0000$ | 1 | 1 | 5-75 |
| CLR | WREG | WREG $=0 \times 0000$ | 1 | 1 | 5-75 |
| CLR | Wd | Wd = 0x0000 | 1 | 1 | 5-76 |
| COM | f \{,WREG\} ${ }^{\text {(see Note) }}$ | Destination $=\overline{\mathrm{f}}$ | 1 | 1 | 5-80 |
| COM | Ws,Wd | $\mathrm{Wd}=\overline{\mathrm{Ws}}$ | 1 | 1 | 5-81 |
| IOR | $\mathrm{f}\left\{\right.$,WREG\} ${ }^{\text {(see Note) }}$ | Destination $=\mathrm{f}$.IOR. WREG | 1 | 1 | 5-128 |
| IOR | \#lit10,Wn | $\mathrm{Wn}=\mathrm{lit} 10 . \mathrm{IOR} . \mathrm{Wn}$ | 1 | 1 | 5-129 |
| IOR | Wb,\#lit5,Wd | Wd = Wb .IOR. lit5 | 1 | 1 | 5-130 |
| IOR | Wb,Ws,Wd | Wd = Wb .IOR. Ws | 1 | 1 | 5-131 |
| NEG | f \{,WREG\} ${ }^{\text {(see Note) }}$ | Destination $=\overline{\mathrm{f}}+1$ | 1 | 1 | 5-181 |
| NEG | Ws,Wd | $\mathrm{Wd}=\overline{\mathrm{Ws}}+1$ | 1 | 1 | 5-182 |
| SETM | f | $\mathrm{f}=0 \mathrm{xFFFF}$ | 1 | 1 | 5-221 |
| SETM | WREG | WREG = 0xFFFF | 1 | 1 | 5-221 |
| SETM | Wd | Wd = 0xFFFF | 1 | 1 | 5-222 |
| XOR | f \{,WREG\} ${ }^{\text {(see Note) }}$ | Destination = f.XOR. WREG | 1 | 1 | 5-259 |
| XOR | \#lit10,Wn | Wn = lit10.XOR. Wn | 1 | 1 | 5-260 |
| XOR | Wb,\#lit5,Wd | Wd = Wb . XOR. lit5 | 1 | 1 | 5-261 |
| XOR | Wb,Ws,Wd | Wd = Wb .XOR. Ws | 1 | 1 | 5-262 |

Note: When the optional $\{, W R E G\}$ operand is specified, the destination of the instruction is WREG. When $\{, W R E G\}$ is not specified, the destination of the instruction is the file register f .

Table 3-5: Rotate/Shift Instructions

| Assembly Syntax |  | Description | Words | Cycles | Page \# |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ASR | f \{,WREG\} ${ }^{\text {(see Note) }}$ | Destination $=$ arithmetic right shift f | 1 | 1 | 5-24 |
| ASR | Ws,Wd | $\mathrm{Wd}=$ arithmetic right shift Ws | 1 | 1 | 5-25 |
| ASR | Wb,\#lit4,Wnd | Wnd = arithmetic right shift Wb by lit4 | 1 | 1 | 5-27 |
| ASR | Wb,Wns,Wnd | Wnd = arithmetic right shift Wb by Wns | 1 | 1 | 5-28 |
| LSR | f \{,WREG\}${ }^{\text {(see Note) }}$ | Destination = logical right shift f | 1 | 1 | 5-136 |
| LSR | Ws,Wd | Wd = logical right shift Ws | 1 | 1 | 5-137 |
| LSR | Wb,\#lit4,Wnd | Wnd = logical right shift Wb by lit4 | 1 | 1 | 5-139 |
| LSR | Wb,Wns,Wnd | Wnd = logical right shift Wb by Wns | 1 | 1 | 5-140 |
| RLC | $\mathrm{f}\left\{\right.$,WREG\}${ }^{\text {(see Note) }}$ | Destination = rotate left through Carry f | 1 | 1 | 5-204 |
| RLC | Ws,Wd | Wd = rotate left through Carry Ws | 1 | 1 | 5-205 |
| RLNC | $\mathrm{f}\left\{\right.$,WREG\} ${ }^{\text {(see Note) }}$ | Destination = rotate left (no Carry) f | 1 | 1 | 5-207 |
| RLNC | Ws,Wd | Wd = rotate left (no Carry) Ws | 1 | 1 | 5-208 |
| RRC | f \{,WREG\}${ }^{\text {(see Note) }}$ | Destination = rotate right through Carry f | 1 | 1 | 5-210 |
| RRC | Ws,Wd | Wd = rotate right through Carry Ws | 1 | 1 | 5-211 |
| RRNC | $\mathrm{f}\left\{\right.$,WREG\} ${ }^{\text {(see Note) }}$ | Destination = rotate right (no Carry) f | 1 | 1 | 5-213 |
| RRNC | Ws,Wd | Wd = rotate right (no Carry) Ws | 1 | 1 | 5-214 |
| SL | f \{,WREG\}${ }^{\text {(see Note) }}$ | Destination = left shift f | 1 | 1 | 5-225 |
| SL | Ws,Wd | Wd = left shift Ws | 1 | 1 | 5-226 |
| SL | Wb,\#lit4,Wnd | Wnd = left shift Wb by lit 4 | 1 | 1 | 5-228 |
| SL | Wb,Wns,Wnd | Wnd = left shift Wb by Wns | 1 | 1 | 5-229 |

Note: When the optional \{,WREG\} operand is specified, the destination of the instruction is WREG. When $\{, W R E G\}$ is not specified, the destination of the instruction is the file register f .

Table 3-6: Bit Instructions

| Assembly Syntax |  | Description | Words | Cycles | Page \# |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BCLR | f,\#bit4 | Bit clear f | 1 | 1 | 5-29 |
| BCLR | Ws,\#bit4 | Bit clear Ws | 1 | 1 | 5-30 |
| BSET | f,\#bit4 | Bit set f | 1 | 1 | 5-54 |
| BSET | Ws,\#bit4 | Bit set Ws | 1 | 1 | 5-55 |
| BSW.C | Ws,Wb | Write C bit to Ws<Wb> | 1 | 1 | 5-56 |
| BSW.Z | Ws,Wb | Write $\bar{Z}$ bit to Ws<Wb> | 1 | 1 | 5-56 |
| BTG | f,\#bit4 | Bit toggle f | 1 | 1 | 5-58 |
| BTG | Ws,\#bit4 | Bit toggle Ws | 1 | 1 | 5-59 |
| BTST | f,\#bit4 | Bit test f | 1 | 1 | 5-67 |
| BTST.C | Ws,\#bit4 | Bit test Ws to C | 1 | 1 | 5-68 |
| BTST.Z | Ws,\#bit4 | Bit test Ws to Z | 1 | 1 | 5-68 |
| BTST.C | Ws,Wb | Bit test Ws<Wb> to C | 1 | 1 | 5-69 |
| BTST.Z | Ws,Wb | Bit test Ws<Wb> to Z | 1 | 1 | 5-69 |
| BTSTS | f,\#bit4 | Bit test f then set f | 1 | 1 | 5-71 |
| BTSTS.C | Ws,\#bit4 | Bit test Ws to C then set Ws | 1 | 1 | 5-72 |
| BTSTS.Z | Ws,\#bit4 | Bit test Ws to Z then set Ws | 1 | 1 | 5-72 |
| FBCL | Ws,Wnd | Find bit change from left (MSb) side | 1 | 1 | 5-116 |
| FF1L | Ws,Wnd | Find first one from left (MSb) side | 1 | 1 | 5-118 |
| FF1R | Ws,Wnd | Find first one from right (LSb) side | 1 | 1 | 5-120 |

Table 3-7: Compare/Skip Instructions

| Assembly Syntax |  | Description | Words | Cycles ${ }^{(s e e ~ N o t e)}$ | Page \# |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BTSC | f,\#bit4 | Bit test f, skip if clear | 1 | 1 (2 or 3) | 5-60 |
| BTSC | Ws,\#bit4 | Bit test Ws, skip if clear | 1 | 1 (2 or 3) | 5-62 |
| BTSS | f,\#bit4 | Bit test $f$, skip if set | 1 | 1 (2 or 3) | 5-64 |
| BTSS | Ws,\#bit4 | Bit test Ws, skip if set | 1 | 1 (2 or 3) | 5-65 |
| CP | f | Compare ( f - WREG) | 1 | 1 | 5-82 |
| CP | Wb,\#lit5 | Compare (Wb - lit5) | 1 | 1 | 5-83 |
| CP | Wb,Ws | Compare (Wb - Ws) | 1 | 1 | 5-84 |
| CP0 | f | Compare ( $\mathrm{f}-0 \times 0000$ ) | 1 | 1 | 5-85 |
| CP0 | Ws | Compare (Ws - 0x0000) | 1 | 1 | 5-86 |
| CPB | f | Compare with Borrow ( f WREG - $\overline{\mathrm{C}}$ ) | 1 | 1 | 5-87 |
| CPB | Wb,\#lit5 | Compare with Borrow (Wb - lit5 - $\overline{\mathrm{C}}$ ) | 1 | 1 | 5-88 |
| CPB | Wb,Ws | Compare with Borrow (Wb - Ws - $\overline{\mathrm{C}}$ ) | 1 | 1 | 5-89 |
| CPSEQ | Wb, Wn | Compare (Wb - Wn), skip if = | 1 | 1 (2 or 3) | 5-91 |
| CPSGT | Wb, Wn | Compare (Wb - Wn), skip if > | 1 | 1 (2 or 3) | 5-92 |
| CPSLT | Wb, Wn | Compare (Wb - Wn), skip if < | 1 | 1 (2 or 3) | 5-93 |
| CPSNE | $\mathrm{Wb}, \mathrm{Wn}$ | Compare (Wb - Wn), skip if $\neq$ | 1 | 1 (2 or 3) | 5-94 |

Note: $\quad$ Conditional skip instructions execute in 1 cycle if the skip is not taken, 2 cycles if the skip is taken over a one-word instruction and 3 cycles if the skip is taken over a two-word instruction.

Table 3-8: Program Flow Instructions

| Assembly Syntax |  | Description | Words | Cycles | Page \# |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BRA | Expr | Branch unconditionally | 1 | 2 | 5-31 |
| BRA | Wn | Computed branch | 1 | 2 | 5-32 |
| BRA | C,Expr | Branch if Carry (no Borrow) | 1 | $1(2)^{(1)}$ | 5-33 |
| BRA | GE,Expr | Branch if greater than or equal | 1 | $1(2)^{(1)}$ | 5-35 |
| BRA | GEU,Expr | Branch if unsigned greater than or equal | 1 | $1(2)^{(1)}$ | 5-36 |
| BRA | GT,Expr | Branch if greater than | 1 | $1(2)^{(1)}$ | 5-37 |
| BRA | GTU,Expr | Branch if unsigned greater than | 1 | $1(2)^{(1)}$ | 5-38 |
| BRA | LE,Expr | Branch if less than or equal | 1 | $1(2)^{(1)}$ | 5-39 |
| BRA | LEU,Expr | Branch if unsigned less than or equal | 1 | $1(2)^{(1)}$ | 5-40 |
| BRA | LT,Expr | Branch if less than | 1 | $1(2)^{(1)}$ | 5-41 |
| BRA | LTU,Expr | Branch if unsigned less than | 1 | $1(2)^{(1)}$ | 5-42 |
| BRA | N,Expr | Branch if Negative | 1 | $1(2)^{(1)}$ | 5-43 |
| BRA | NC,Expr | Branch if not Carry (Borrow) | 1 | $1(2)^{(1)}$ | 5-44 |
| BRA | NN,Expr | Branch if not Negative | 1 | $1(2)^{(1)}$ | 5-45 |
| BRA | NOV,Expr | Branch if not Overflow | 1 | $1(2)^{(1)}$ | 5-46 |
| BRA | NZ,Expr | Branch if not Zero | 1 | $1(2)^{(1)}$ | 5-47 |
| BRA | OA,Expr | Branch if Accumulator A Overflow | 1 | $1(2)^{(1)}$ | 5-48 |
| BRA | OB,Expr | Branch if Accumulator B Overflow | 1 | $1(2)^{(1)}$ | 5-49 |
| BRA | OV,Expr | Branch if Overflow | 1 | $1(2)^{(1)}$ | 5-50 |
| BRA | SA,Expr | Branch if Accumulator A Saturate | 1 | $1(2)^{(1)}$ | 5-51 |
| BRA | SB,Expr | Branch if Accumulator B Saturate | 1 | $1(2)^{(1)}$ | 5-52 |
| BRA | Z,Expr | Branch if Zero | 1 | $1(2)^{(1)}$ | 5-53 |
| CALL | Expr | Call subroutine | 2 | 2 | 5-73 |
| CALL | Wn | Call indirect subroutine | 1 | 2 | 5-74 |
| DO | \#lit14,Expr | Do code through PC + Expr, (lit14 + 1) times | 2 | 2 | 5-107 |
| DO | Wn,Expr | Do code through PC+Expr, ( $\mathrm{Wn}+1$ 1) times | 2 | 2 | 5-109 |
| GOTO | Expr | Go to address | 2 | 2 | 5-122 |
| GOTO | Wn | Go to address indirectly | 1 | 2 | 5-123 |
| RCALL | Expr | Relative call | 1 | 2 | 5-195 |
| RCALL | Wn | Computed call | 1 | 2 | 5-196 |
| REPEAT | \#lit14 | Repeat next instruction (lit14+1) times | 1 | 1 | 5-197 |
| REPEAT | Wn | Repeat next instruction (Wn+1) times | 1 | 1 | 5-198 |
| RETFIE |  | Return from interrupt enable | 1 | $3(2)^{(2)}$ | 5-201 |
| RETLW | \#lit10,Wn | Return with lit10 in Wn | 1 | $3(2)^{(2)}$ | 5-202 |
| RETURN |  | Return from subroutine | 1 | $3(2){ }^{(2)}$ | 5-203 |

Note 1: Conditional branch instructions execute in 1 cycle if the branch is not taken, or 2 cycles if the branch is taken.
2: RETURN instructions execute in 3 cycles, but if an exception is pending, they execute in 2 cycles.

Table 3-9: Shadow/Stack Instructions

| Assembly Syntax |  | Description | Words | Cycles | Page \# |
| :--- | :--- | :--- | :---: | :---: | :---: |
| LNK | \#lit14 | Link Frame Pointer | 1 | 1 | $5-135$ |
| POP | f | POP TOS to f | 1 | 1 | $5-186$ |
| POP | Wd | POP TOS to Wd | 1 | 1 | $5-187$ |
| POP.D | Wnd | Double POP from TOS to Wnd:Wnd + 1 | 1 | 2 | $5-188$ |
| POP.S |  | POP shadow registers | 1 | 1 | $5-189$ |
| PUSH | f | PUSH f to TOS | 1 | 1 | $5-190$ |
| PUSH | Ws | PUSH Ws to TOS | 1 | 1 | $5-191$ |
| PUSH.D | Wns | PUSH double Wns:Wns + 1 to TOS | 1 | 2 | $5-192$ |
| PUSH.S | PUSH shadow registers | 1 | 1 | $5-193$ |  |
| ULNK | Unlink Frame Pointer | 1 | 1 | $5-258$ |  |

Table 3-10: Control Instructions

| Assembly Syntax | Description | Words | Cycles | Page \# |
| :--- | :--- | :---: | :---: | :---: |
| CLRWDT | Clear Watchdog Timer | 1 | 1 | $5-79$ |
| DISI \#lit14 | Disable interrupts for (lit14 + 1) instruction cycles | 1 | 1 | $5-100$ |
| NOP | No operation | 1 | 1 | $5-184$ |
| NOPR | No operation | 1 | 1 | $5-185$ |
| PWRSAV \#lit1 | Enter Power-saving mode lit1 | 1 | 1 | $5-194$ |
| Reset | Software device Reset | 1 | 1 | $5-200$ |

Table 3-11: DSP Instructions

|  | Assembly Syntax | Description | Words | Cycles | Page \# |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADD | Acc | Add accumulators | 1 | 1 | 5-11 |
| ADD | Ws,\#Slit4,Acc | 16-bit signed add to Acc | 1 | 1 | 5-12 |
| CLR | Acc,Wx,Wxd,Wy,Wyd,AWB | Clear Acc | 1 | 1 | 5-77 |
| ED | Wm*Wm,Acc, Wx,Wy,Wxd | Euclidean distance (no accumulate) | 1 | 1 | 5-111 |
| EDAC | Wm*Wm,Acc, Wx,Wy,Wxd | Euclidean distance | 1 | 1 | 5-113 |
| LAC | Ws,\#Slit4,Acc | Load Acc | 1 | 1 | 5-133 |
| MAC | Wm*Wn,Acc,Wx,Wxd,Wy, Wyd,AWB | Multiply and accumulate | 1 | 1 | 5-141 |
| MAC | Wm*Wm,Acc,Wx,Wxd,Wy,Wyd | Square and accumulate | 1 | 1 | 5-143 |
| MOVSAC | Acc,Wx,Wxd,Wy,Wyd,AWB | Move Wx to Wxd and Wy to Wyd | 1 | 1 | 5-159 |
| MPY | Wm*Wn,Acc,Wx,Wxd,Wy,Wyd | Multiply Wn by Wm to Acc | 1 | 1 | 5-161 |
| MPY | Wm*Wm,Acc,Wx,Wxd,Wy,Wyd | Square to Acc | 1 | 1 | 5-163 |
| MPY.N | Wm*Wn,Acc,Wx,Wxd,Wy,Wyd | -(Multiply Wn by Wm) to Acc | 1 | 1 | 5-165 |
| MSC | Wm*Wn,Acc,Wx,Wxd,Wy, Wyd,AWB | Multiply and subtract from Acc | 1 | 1 | 5-167 |
| NEG | Acc | Negate Acc | 1 | 1 | 5-183 |
| SAC | Acc,\#Slit4,Wd | Store Acc | 1 | 1 | 5-216 |
| SAC.R | Acc,\#Slit4,Wd | Store rounded Acc | 1 | 1 | 5-218 |
| SFTAC | Acc,\#Slit6 | Arithmetic shift Acc by Slit6 | 1 | 1 | 5-223 |
| SFTAC | Acc, Wn | Arithmetic shift Acc by (Wn) | 1 | 1 | 5-224 |
| SUB | Acc | Subtract accumulators | 1 | 1 | 5-235 |

## Section 4. Instruction Set Details

## HIGHLIGHTS

This section of the manual contains the following major topics:
4.1 Data Addressing Modes ..... 4-2
4.2 Program Addressing Modes ..... 4-11
4.3 Instruction Stalls ..... 4-12
4.4 Byte Operations ..... 4-13
4.5 Word Move Operations ..... 4-16
4.6 Using 10-bit Literal Operands ..... 4-19
4.7 Software Stack Pointer and Frame Pointer ..... 4-20
4.8 Conditional Branch Instructions ..... 4-25
4.9 Z Status Bit ..... 4-26
4.10 Assigned Working Register Usage ..... 4-27
4.11 DSP Data Formats ..... 4-30
4.12 Accumulator Usage ..... 4-32
4.13 Accumulator Access ..... 4-33
4.14 DSP MAC Instructions ..... 4-33
4.15 DSP Accumulator Instructions ..... 4-37
4.16 Scaling Data with the FBCL Instruction ..... 4-37
4.17 Normalizing the Accumulator with the FBCL Instruction ..... 4-39

### 4.1 Data Addressing Modes

The dsPIC30F/33F supports three native Addressing modes for accessing data memory, along with several forms of immediate addressing. Data accesses may be performed using file register, register direct or register indirect addressing, and immediate addressing allows a fixed value to be used by the instruction.

File register addressing provides the ability to operate on data stored in the lower 8K of data memory (Near RAM), and also move data between the working registers and the entire 64K data space. Register direct addressing is used to access the 16 memory mapped working registers, W0:W15. Register indirect addressing is used to efficiently operate on data stored in the entire 64 K data space, using the contents of the working registers as an effective address. Immediate addressing does not access data memory, but provides the ability to use a constant value as an instruction operand. The address range of each mode is summarized in Table 4-1.

Table 4-1: dsPIC30F/33F Addressing Modes

| Addressing Mode | Address Range |
| :--- | :--- |
| File Register | $0 \times 0000-0 \times 1 F F F$ (see Note) |
| Register Direct | $0 \times 0000-0 \times 001 F$ (working register array W0:W15) |
| Register Indirect | $0 \times 0000-0 \times F F F F$ |
| Immediate | N/A (constant value) |

Note: The address range for the File Register MOV is $0 \times 0000-0 x F F F E$.

### 4.1.1 File Register Addressing

File register addressing is used by instructions which use a predetermined data address as an operand for the instruction. The majority of instructions that support file register addressing provide access to the lower 8 Kbytes of data memory, which is called the Near RAM. However, the MOV instruction provides access to all 64 Kbytes of memory using file register addressing. This allows the loading of the data from any location in data memory to any working register, and store the contents of any working register to any location in data memory. It should be noted that file register addressing supports both byte and word accesses of data memory, with the exception of the MOV instruction, which accesses all 64 K of memory as words. Examples of file register addressing are shown in Example 4-1.
Most instructions, which support file register addressing, perform an operation on the specified file register and the default working register WREG (see Section 2.2.2 "Default Working Register (WREG)"). If only one operand is supplied in the instruction, WREG is an implied operand and the operation results are stored back to the file register. In these cases, the instruction is effectively a read-modify-write instruction. However, when both the file register and WREG are specified in the instruction, the operation results are stored in WREG and the contents of the file register are unchanged. Sample instructions which show the interaction between the file register and WREG are shown in Example 4-2.

Note: Instructions which support file register addressing use ' $f$ ' as an operand in the instruction summary tables of Section 3. "Instruction Set Overview".

Example 4-1: File Register Addressing

```
DEC
        0x1000
        ; decrement data stored at 0x1000
    Before Instruction:
        Data Memory 0x1000 = 0x5555
    After Instruction:
        Data Memory 0x1000 = 0x5554
    MOV 0x27FE, W0 ; move data stored at 0x27FE to W0
    Before Instruction:
        W0 = 0x5555 
    After Instruction:
        W0 = 0x1234
        Data Memory 0x27FE = 0x1234
```

Example 4-2: File Register Addressing and WREG
AND 0x1000 ; AND $0 \times 1000$ with WREG, store to $0 \times 1000$

Before Instruction:
WO (WREG) $=0 \times 332 \mathrm{C}$
Data Memory $0 \times 1000=0 \times 5555$
After Instruction:
WO (WREG) $=0 \times 332 \mathrm{C}$
Data Memory $0 x 1000=0 \times 1104$

AND 0x1000, WREG ; AND $0 x 1000$ with WREG, store to WREG
Before Instruction:
WO (WREG) $=0 \times 332 \mathrm{C}$
Data Memory $0 \times 1000=0 \times 5555$
After Instruction:
WO (WREG) $=0 \times 1104$
Data Memory $0 \times 1000=0 \times 5555$

### 4.1.2 Register Direct Addressing

Register direct addressing is used to access the contents of the 16 working registers (W0:W15). The Register Direct Addressing mode is fully orthogonal, which allows any working register to be specified for any instruction that uses register direct addressing, and it supports both byte and word accesses. Instructions which employ register direct addressing use the contents of the specified working register as data to execute the instruction, therefore this Addressing mode is useful only when data already resides in the working register core. Sample instructions which utilize register direct addressing are shown in Example 4-3.
Another feature of register direct addressing is that it provides the ability for dynamic flow control. Since variants of the DO and REPEAT instruction support register direct addressing, flexible looping constructs may be generated using these instructions.

Note: Instructions which must use register direct addressing, use the symbols $\mathrm{Wb}, \mathrm{Wn}$, Wns and Wnd in the summary tables of Section 3. "Instruction Set Overview". Commonly, register direct addressing may also be used when register indirect addressing may be used. Instructions which use register indirect addressing, use the symbols Wd and Ws in the summary tables of Section 3. "Instruction Set Overview".

## Example 4-3: Register Direct Addressing

```
EXCH W2, W3 ; Exchange W2 and W3
```

Before Instruction:

```
W2 = 0x3499
W3 = 0x003D
```

After Instruction:
$\mathrm{W} 2=0 \mathrm{x} 003 \mathrm{D}$
W3 $=0 \times 3499$

IOR \#0x44, wo ; Inclusive-OR $0 \times 44$ and wo
Before Instruction:

```
W0 = 0x9C2E
```

After Instruction:

```
W0 = 0x9C6E
```

SL W6, W7, W8 ; Shift left W6 by W7, and store to W8
Before Instruction:
$\mathrm{W} 6=0 \mathrm{x} 000 \mathrm{C}$
$\mathrm{W} 7=0 \times 0008$
$\mathrm{W} 8=0 \times 1234$
After Instruction:
$\mathrm{W} 6=0 \mathrm{x} 000 \mathrm{C}$
$\mathrm{W} 7=0 \mathrm{x} 0008$
$\mathrm{W} 8=0 \times 0 \mathrm{COO}$

### 4.1.3 Register Indirect Addressing

Register indirect addressing is used to access any location in data memory by treating the contents of a working register as an Effective Address (EA) to data memory. Essentially, the contents of the working register become a pointer to the location in data memory which is to be accessed by the instruction.
This Addressing mode is powerful, because it also allows one to modify the contents of the working register, either before or after the data access is made, by incrementing or decrementing the EA. By modifying the EA in the same cycle that an operation is being performed, register indirect addressing allows for the efficient processing of data that is stored sequentially in memory. The modes of indirect addressing supported by the dsPIC30F/dsPIC33F are shown in Table 4-2.

Table 4-2: Indirect Addressing Modes

| Indirect Mode | Syntax | Function <br> (Byte <br> Instruction) | Function <br> (Word <br> Instruction) | Description |
| :--- | :---: | :---: | :---: | :--- |
| No Modification | $[\mathrm{Wn}]$ | $\mathrm{EA}=[\mathrm{Wn}]$ | $\mathrm{EA}=[\mathrm{Wn}]$ | The contents of Wn forms the <br> EA. |
| Pre-Increment | $[++\mathrm{Wn}]$ | $\mathrm{EA}=[\mathrm{Wn}+=1]$ | $\mathrm{EA}=[\mathrm{Wn}+=2]$ | Wn is pre-incremented to form <br> the EA. |
| Pre-Decrement | $[--\mathrm{Wn}]$ | $\mathrm{EA}=[\mathrm{Wn}-=1]$ | $\mathrm{EA}=[\mathrm{Wn}-=2]$ | Wn is pre-decremented to form <br> the EA. |
| Post-Increment | $[\mathrm{Wn}++]$ | $\mathrm{EA}=[\mathrm{Wn}]+=1$ | $\mathrm{EA}=[\mathrm{Wn}]+=2$ | The contents of Wn forms <br> the EA, then Wn is <br> post-incremented. |
| Post-Decrement | $[\mathrm{Wn}--]$ | $\mathrm{EA}=[\mathrm{Wn}]-=1$ | $\mathrm{EA}=[\mathrm{Wn}]-=2$ | The contents of Wn forms <br> the EA, then Wn is <br> post-decremented. |
| Register Offset | $[\mathrm{Wn}+\mathrm{Wb}]$ | $\mathrm{EA}=[\mathrm{Wn}+\mathrm{Wb}]$ | $\mathrm{EA}=[\mathrm{Wn}+\mathrm{Wb}]$ | The sum of Wn and Wb forms <br> the EA. Wn and Wb are not <br> modified. |

Table 4-2 shows that four Addressing modes modify the EA used in the instruction, and this allows the following updates to be made to the working register: post-increment, post-decrement, pre-increment and pre-decrement. Since all EAs must be given as byte addresses, support is provided for Word mode instructions by scaling the EA update by 2. Namely, in Word mode, pre/post-decrements subtract 2 from the EA stored in the working register, and pre/post-increments add 2 to the EA. This feature ensures that after an EA modification is made, the EA will point to the next adjacent word in memory. Example 4-4 shows how indirect addressing may be used to update the EA.
Table 4-2 also shows that the Register Offset mode addresses data which is offset from a base EA stored in a working register. This mode uses the contents of a second working register to form the EA by adding the two specified working registers. This mode does not scale for Word mode instructions, but offers the complete offset range of 64 Kbytes. Note that neither of the working registers used to form the EA are modified. Example 4-5 shows how register offset indirect addressing may be used to access data memory.

Note: The MOV with offset instructions (5-151 and 5-152) provides a literal addressing offset ability to be used with indirect addressing. In these instructions, the EA is formed by adding the contents of a working register to a signed 10-bit literal. Example 4-6 shows how these instructions may be used to move data to and from the working register array.

Example 4-4: Indirect Addressing with Effective Address Update

```
MOV.B [W0++], [W13--] ; byte move [W0] to [W13]
post-inc W0, post-dec W13
```

Before Instruction:
$\mathrm{WO}=0 \times 2300$
W13 = 0x2708
Data Memory $0 \times 2300=0 \times 7783$
Data Memory 0x2708 = 0x904E
After Instruction:
$\mathrm{WO}=0 \times 2301$
$\mathrm{W} 13=0 \times 2707$
Data Memory $0 \times 2300=0 \times 7783$
Data Memory 0x2708 = 0x9083

ADD W1, [--W5], [++W8] ; pre-dec W5, pre-inc W8
; add W1 to [W5], store in [W8]
Before Instruction:
$\mathrm{W} 1=0 \times 0800$
W5 = 0x2200
$\mathrm{W} 8=0 \times 2400$
Data Memory 0x21FE = 0x7783
Data Memory 0x2402 = 0xAACC
After Instruction:

```
W1 = 0x0800
W5 = 0x21FE
W8 = 0x2402
Data Memory 0x21FE = 0x7783
Data Memory 0x2402 = 0x7F83
```

Example 4-5: Indirect Addressing with Register Offset

```
MOV.B [W0+W1], [W7++] ; byte move [W0+W1] to W7, post-inc W7
```

Before Instruction:
$\mathrm{W} 0=0 \times 2300$
$\mathrm{~W} 1=0 \times 01 \mathrm{FE}$
$\mathrm{W} 7=0 \times 1000$
Data Memory $0 \times 24 \mathrm{FE}=0 \times 7783$
Data Memory $0 \times 1000=0 \times 11 \mathrm{DC}$

After Instruction:
$\mathrm{WO}=0 \times 2300$
$\mathrm{W} 1=0 \times 01 \mathrm{FE}$
$\mathrm{W7}=0 \times 1001$
Data Memory 0x24FE $=0 \times 7783$
Data Memory 0x1000 = 0x1183

LAC [W0+W8], A ; load ACCA with [W0+W8]
; (sign-extend and zero-backfill)
Before Instruction:

```
WO = 0x2344
W8 = 0x0008
ACCA = 0x00 7877 9321
Data Memory 0x234C = 0xE290
```

After Instruction:

```
W0 = 0x2344
W8 = 0x0008
ACCA = 0xFF E290 0000
Data Memory 0x234C = 0xE290
```


## Example 4-6: Move with Literal Offset Instructions

MOV [W0+0x20], W1 ; move [W0+0x20] to W1
Before Instruction:

```
W0 = 0x1200
W1 = 0x01FE
Data Memory 0x1220 = 0xFD27
```

After Instruction:
$\mathrm{WO}=0 \times 1200$
W1 = 0xFD27
Data Memory 0x1220 = 0xFD27

MOV W4, [W8-0x300] ; move W4 to [W8-0x300]
Before Instruction:
$\mathrm{W} 4=0 \times 3411$
$\mathrm{W} 8=0 \times 2944$
Data Memory 0x2644 = 0xCB98
After Instruction:
$\mathrm{W} 4=0 \times 3411$
$\mathrm{W} 8=0 \times 2944$
Data Memory 0x2644 = 0x3411

### 4.1.3.1 Register Indirect Addressing and the Instruction Set

The Addressing modes presented in Table 4-2 demonstrate the Indirect Addressing mode capability of the dsPIC30F/33F. Due to operation encoding and functional considerations, not every instruction which supports indirect addressing supports all modes shown in Table 4-2. The majority of instructions which use indirect addressing support the No Modify, Pre-Increment, Pre-Decrement, Post-Increment and Post-Decrement Addressing modes. The MOV instructions, and several accumulator-based DSP instructions, are also capable of using the Register Offset Addressing mode.

Note: Instructions which use register indirect addressing use the operand symbols Wd and Ws in the summary tables of Section 3. "Instruction Set Overview".

### 4.1.3.2 DSP MAC Indirect Addressing Modes

A special class of Indirect Addressing modes is utilized by the DSP MAC instructions. As is described later in Section 4.14 "DSP MAC Instructions", the DSP MAC class of instructions are capable of performing two fetches from memory using effective addressing. Since DSP algorithms frequently demand a broader range of address updates, the Addressing modes offered by the DSP MAC instructions provide greater range in the size of the effective address update which may be made. Table 4-3 shows that both X and Y prefetches support Post-Increment and Post-Decrement Addressing modes, with updates of 2, 4 and 6 bytes. Since DSP instructions only execute in Word mode, no provisions are made for odd sized EA updates.

Table 4-3: DSP MAC Indirect Addressing Modes

| Addressing Mode | X Memory | Y Memory |
| :--- | :--- | :--- |
| Indirect with no modification | $\mathrm{EA}=[\mathrm{Wx}]$ | $\mathrm{EA}=[\mathrm{Wy}]$ |
| Indirect with Post-Increment by 2 | $\mathrm{EA}=[\mathrm{Wx}]+=2$ | $\mathrm{EA}=[\mathrm{Wy}]+=2$ |
| Indirect with Post-Increment by 4 | $\mathrm{EA}=[\mathrm{Wx}]+=4$ | $\mathrm{EA}=[\mathrm{Wy}]+=4$ |
| Indirect with Post-Increment by 6 | $\mathrm{EA}=[\mathrm{Wx}]+=6$ | $\mathrm{EA}=[\mathrm{Wy}]+=6$ |
| Indirect with Post-Decrement by 2 | $\mathrm{EA}=[\mathrm{Wx}]-=2$ | $\mathrm{EA}=[\mathrm{Wy}]-=2$ |
| Indirect with Post-Decrement by 4 | $\mathrm{EA}=[\mathrm{Wx}]-=4$ | $\mathrm{EA}=[\mathrm{Wy}]-=4$ |
| Indirect with Post-Decrement by 6 | $\mathrm{EA}=[\mathrm{Wx}]-=6$ | $\mathrm{EA}=[\mathrm{Wy}]-=6$ |
| Indirect with Register Offset | $\mathrm{EA}=[\mathrm{W} 9+\mathrm{W} 12]$ | $\mathrm{EA}=[\mathrm{W} 11+\mathrm{W} 12]$ |

Note: As described in Section 4.14 "DSP MAC Instructions", only W8 and W9 may be used to access X Memory, and only W10 and W11 may be used to access Y Memory.

### 4.1.3.3 Modulo and Bit-Reversed Addressing Modes

The dsPIC30F/33F architecture provides support for two special Register Indirect Addressing modes, which are commonly used to implement DSP algorithms. Modulo (or circular) addressing provides an automated means to support circular data buffers in X and/or Y memory. Modulo buffers remove the need for software to perform address boundary checks, which can improve the performance of certain algorithms. Similarly, bit-reversed addressing allows one to access the elements of a buffer in a nonlinear fashion. This Addressing mode simplifies data re-ordering for radix-2 FFT algorithms and provides a significant reduction in FFT processing time.
Both of these Addressing modes are powerful features of the dsPIC30F and dsPIC33F architectures, which can be exploited by any instruction that uses indirect addressing. Refer to the "dsPIC30F Family Reference Manual" (DS70046) for details on using modulo and bit-reversed addressing.

### 4.1.4 Immediate Addressing

In immediate addressing, the instruction encoding contains a predefined constant operand, which is used by the instruction. This Addressing mode may be used independently, but it is more frequently combined with the File Register, Direct and Indirect Addressing modes. The size of the immediate operand which may be used varies with the instruction type. Constants of size 1-bit (\#lit1), 4-bit (\#bit4, \#lit4 and \#Slit4), 5-bit (\#lit5), 6-bit (\#Slit6), 8-bit (\#lit8), 10-bit (\#lit10 and \#Slit10), 14-bit (\#lit14) and 16-bit (\#lit16) may be used. Constants may be signed or unsigned and the symbols \#Slit4, \#Slit6 and \#Slit10 designate a signed constant. All other immediate constants are unsigned. Table 4-4 shows the usage of each immediate operand in the instruction set.

Table 4-4: Immediate Operands in the Instruction Set

| Operand | Instruction Usage |
| :--- | :--- |
| \#lit1 | PWRSAV |
| \#bit4 | BCLR, BSET, BTG, BTSC, BTSS, BTST, BTST. C, BTST. Z, BTSTS, BTSTS.C, <br> BTSTS. Z |
| \#lit4 | ASR, LSR, SL |
| \#Slit4 | ADD, LAC, SAC, SAC.R |
| \#lit5 | ADD, ADDC, AND, CP, CPB, IOR, MUL. SU, MUL. UU, SUB, SUBB, SUBBR, SUBR, <br> XOR |
| \#Slit6 | SFTAC |
| \#lit8 | MOV.B |
| \#lit10 | ADD, ADDC, AND, CP, CPB, IOR, RETLW, SUB, SUBB, XOR |
| \#Slit10 | MOV |
| \#lit14 | DISI, DO, LNK, REPEAT |
| \#lit16 | MOV |

The syntax for immediate addressing requires that the number sign (\#) must immediately precede the constant operand value. The "\#" symbol indicates to the assembler that the quantity is a constant. If an out-of-range constant is used with an instruction, the assembler will generate an error. Several examples of immediate addressing are shown in Example 4-7.

Example 4-7: Immediate Addressing

| PWRSAV \#1 ; Enter IDLE mode |  |
| :---: | :---: |
| ADD.B \#0x10, W0 | ; Add 0x10 to W0 (byte mode) |
| Before Instruction: |  |
| After Instruction:$\mathrm{wo}=0 \times 12 \mathrm{B9}$ |  |
| XOR W0, \#1, [W1++] | ; Exclusive-OR WO and 0x1 <br> ; Store the result to [W1] <br> ; Post-increment W1 |
| Before Instruction: $\begin{aligned} & \mathrm{W0}=0 \times \mathrm{FFFF} \\ & \mathrm{~W} 1=0 \times 0890 \\ & \text { Data Memory 0x089 } \end{aligned}$ | $0 \times 0032$ |
| After Instruction: $\begin{aligned} & \mathrm{W0}=0 \times F F F F \\ & \mathrm{~W} 1=0 \times 0892 \\ & \text { Data Memory 0x089 } \end{aligned}$ | 0xFFFE |

### 4.1.5 Data Addressing Mode Tree

The Data Addressing modes of the dsPIC30F and dsPIC33F are summarized in Figure 4-1.
Figure 4-1: Data Addressing Mode Tree


### 4.2 Program Addressing Modes

Both the dsPIC30F and dsPIC33F have a 23-bit Program Counter (PC). The PC addresses the 24-bit wide program memory to fetch instructions for execution, and it may be loaded in several ways. For byte compatibility with the table read and table write instructions, each instruction word consumes two locations in program memory. This means that during serial execution, the PC is loaded with PC + 2 .

Several methods may be used to modify the PC in a non-sequential manner, and both absolute and relative changes may be made to the PC. The change to the PC may be from an immediate value encoded in the instruction, or a dynamic value contained in a working register. When DO looping is active, the PC is loaded with the address stored in the DOSTART register, after the instruction at the DOEND address is executed. For exception handling, the PC is loaded with the address of the exception handler, which is stored in the interrupt vector table. When required, the software stack is used to return scope to the foreground process from where the change in program flow occurred.
Table 4-5 summarizes the instructions which modify the PC. When performing function calls, it is recommended that RCALL be used instead of CALL, since RCALL only consumes 1 word of program memory.

Table 4-5: $\quad$ Methods of Modifying Program Flow

| Condition/Instruction | PC Modification | Software Stack Usage |
| :---: | :---: | :---: |
| Sequential Execution | $\mathrm{PC}=\mathrm{PC}+2$ | None |
| BRA Expr ${ }^{(1)}$ (Branch Unconditionally) | PC = PC + 2*Slit16 | None |
| BRA Condition, Expr ${ }^{(1)}$ (Branch Conditionally) | $\mathrm{PC}=\mathrm{PC}+2$ (condition false) <br> PC = PC + 2 * Slit16 (condition true) | None |
| CALL Expr ${ }^{(1)}$ (Call Subroutine) | $\mathrm{PC}=$ lit23 | PC + 4 is PUSHed on the stack ${ }^{(2)}$ |
| CALL Wn (Call Subroutine Indirect) | $\mathrm{PC}=\mathrm{W} n$ | $\mathrm{PC}+2$ is PUSHed on the stack ${ }^{(2)}$ |
| GOTO Expr ${ }^{(1)}$ (Unconditional Jump) | $\mathrm{PC}=\mathrm{lit} 23$ | None |
| GOTO Wn (Unconditional Indirect Jump) | $\mathrm{PC}=\mathrm{W} \mathrm{n}$ | None |
| $\begin{array}{\|l} \hline \text { RCALL Expr }{ }^{(1)} \\ \text { (Relative Call) } \\ \hline \end{array}$ | $\mathrm{PC}=\mathrm{PC}+2$ * Slit16 | $\mathrm{PC}+2$ is PUSHed on the stack $^{(2)}$ |
| RCALL Wn (Computed Relative Call) | $\mathrm{PC}=\mathrm{PC}+2$ * W | $\mathrm{PC}+2$ is PUSHed on the stack ${ }^{(2)}$ |
| Exception Handling | PC = address of the exception handler (read from vector table) | $\mathrm{PC}+2$ is PUSHed on the stack ${ }^{(3)}$ |
| PC = Target REPEAT instruction (REPEAT Looping) | PC not modified (if REPEAT active) | None |
| PC = DOEND address (DO Looping) | PC = DOSTART (if DO active) | None |

Note 1: For BRA, CALL and GOTO, the Expr may be a label, absolute address, or expression, which is resolved by the linker to a 16-bit or 23-bit value (Slit16 or lit23). See Section 5. "Instruction Descriptions" for details.
2: After CALL or RCALL is executed, RETURN or RETLW will POP the Top-of-Stack (TOS) back into the PC.
3: After an exception is processed, RETFIE will POP the Top-of-Stack (TOS) back into the PC.

### 4.3 Instruction Stalls

In order to maximize the data space EA calculation and operand fetch time, the $X$ data space read and write accesses are partially pipelined. A consequence of this pipelining is that address register data dependencies may arise between successive read and write operations using common registers.
'Read After Write' (RAW) dependencies occur across instruction boundaries and are detected by the hardware. An example of a RAW dependency would be a write operation that modifies W5, followed by a read operation that uses W5 as an Address Pointer. The contents of W5 will not be valid for the read operation until the earlier write completes. This problem is resolved by stalling the instruction execution for one instruction cycle, which allows the write to complete before the next read is started.

### 4.3.1 RAW Dependency Detection

During the instruction pre-decode, the core determines if any address register dependency is imminent across an instruction boundary. The stall detection logic compares the W register (if any) used for the destination EA of the instruction currently being executed with the W register to be used by the source EA (if any) of the prefetched instruction. When a match between the destination and source registers is identified, a set of rules are applied to decide whether or not to stall the instruction by one cycle. Table 4-6 lists various RAW conditions which cause an instruction execution stall.

Table 4-6: Raw Dependency Rules (Detection By Hardware)

| Destination <br> Address Mode Using Wn | Source Address Mode Using Wn | Stall Required? |  | Examples (Wn = W2) |
| :---: | :---: | :---: | :---: | :---: |
| Direct | Direct | No Stall | $\begin{aligned} & \text { ADD.W } \\ & \text { MOV.W } \end{aligned}$ | $\begin{aligned} & \text { W0, W1, W2 } \\ & \text { W2, W3 } \end{aligned}$ |
| Indirect | Direct | No Stall | $\begin{array}{\|l\|l\|l\|l\|l\|} \hline \text { ADD.W. } \\ \text { MOV.W } \end{array}$ | $\begin{aligned} & \text { wo, w1, [W2] } \\ & \text { w2, w3 } \end{aligned}$ |
| Indirect | Indirect | No Stall | $\begin{aligned} & \hline \text { ADD.W } \\ & \text { MOV.W } \end{aligned}$ | $\begin{aligned} & \text { wo, w1, [w2] } \\ & {[w 2], \text { w3 }} \end{aligned}$ |
| Indirect | Indirect with pre/post-modification | No Stall | $\begin{array}{\|l\|l\|l\|} \hline \text { ADD.W } \\ \text { MOV.W } \end{array}$ | $\begin{aligned} & \hline \text { W0, w1, [W2] } \\ & {[W 2++], \text { w3 }} \\ & \hline \end{aligned}$ |
| Indirect with pre/post-modification | Direct | No Stall | $\begin{array}{\|l\|} \hline \text { ADD.W } \\ \text { MOV.W } \\ \hline \end{array}$ | $\begin{aligned} & \text { W0, W1, [W2++] } \\ & \text { W2, W3 } \end{aligned}$ |
| Direct | Indirect | Stall ${ }^{(1)}$ | $\begin{aligned} & \text { ADD.W } \\ & \text { MOV.W } \end{aligned}$ | $\begin{aligned} & \text { w0, w1, w2 } \\ & {[w 2], \text { w3 }} \end{aligned}$ |
| Direct | Indirect with pre/post-modification | Stall ${ }^{(1)}$ | $\begin{array}{\|l\|l\|} \text { ADD.W } \\ \text { MOV.W } \end{array}$ | $\begin{aligned} & \text { W0, W1, W2 } \\ & {[W 2++], \text { W3 }} \\ & \hline \end{aligned}$ |
| Indirect | Indirect | Stall ${ }^{(1)}$ | $\begin{array}{\|l\|l\|l\|l\|l\|} \text { ADD.W } \\ \text { MOV.W } \end{array}$ | $\begin{aligned} & \text { W0, W1, [W2] }{ }^{(\mathbf{2})} \\ & {[W 2], \text { W3 }^{(\mathbf{2})}} \end{aligned}$ |
| Indirect | Indirect with pre/post-modification | Stall ${ }^{(1)}$ | $\begin{array}{\|l\|l\|} \hline \text { ADD.W } \\ \text { MOV.W } \end{array}$ | $\begin{aligned} & \text { W0, W1, }{ }^{[W 2]^{(\mathbf{2})}} \\ & {[W 2++], W^{(\mathbf{2})}} \end{aligned}$ |
| Indirect with pre/post-modification | Indirect | Stall ${ }^{(1)}$ | $\begin{array}{\|l\|} \text { ADD.W } \\ \text { MOV.W } \end{array}$ | $\begin{aligned} & \text { wo, w1, [W2++] } \\ & {[W 2], \text { w3 }} \end{aligned}$ |
| Indirect with pre/post-modification | Indirect with pre/post-modification | Stall ${ }^{(1)}$ | $\begin{array}{\|l\|} \hline \text { ADD.W } \\ \text { MOV.W } \end{array}$ | $\begin{aligned} & \text { W0, W1, [W2++] } \\ & {[W 2++], \text { W3 }} \end{aligned}$ |

Note 1: When stalls are detected, one cycle is added to the instruction execution time.
2: For these examples, the contents of $\mathrm{W} 2=$ the mapped address of $\mathrm{W} 2(0 \times 0004)$.

### 4.3.2 Instruction Stalls and Exceptions

In order to maintain deterministic operation, instruction stalls are allowed to happen, even if they occur immediately prior to exception processing.

### 4.3.3 Instruction Stalls and Instructions that Change Program Flow

CALL and RCALL write to the stack using W15 and may, therefore, be subject to an instruction stall if the source read of the subsequent instruction uses W15.
GOTO, RETFIE and RETURN instructions are never subject to an instruction stall because they do not perform write operations to the working registers.

### 4.3.4 Instruction Stalls and DO/REPEAT Loops

Instructions operating in a DO or REPEAT loop are subject to instruction stalls, just like any other instruction. Stalls may occur on loop entry, loop exit and also during loop processing.

### 4.3.5 Instruction Stalls and PSV

Instructions operating in PSV address space are subject to instruction stalls, just like any other instruction. Should a data dependency be detected in the instruction immediately following the PSV data access, the second cycle of the instruction will initiate a stall. Should a data dependency be detected in the instruction immediately before the PSV data access, the last cycle of the previous instruction will initiate a stall.

Note: Refer to the "dsPIC30F Family Reference Manual" (DS70046) for more detailed information about RAW instruction stalls.

### 4.4 Byte Operations

Since the data memory is byte addressable, most of the base instructions may operate in either Byte mode or Word mode. When these instructions operate in Byte mode, the following rules apply:

- all direct working register references use the Least Significant Byte of the 16-bit working register and leave the Most Significant Byte (MSB) unchanged
- all indirect working register references use the data byte specified by the 16 -bit address stored in the working register
- all file register references use the data byte specified by the byte address
- the STATUS Register is updated to reflect the result of the byte operation

It should be noted that data addresses are always represented as byte addresses. Additionally, the native data format is little-endian, which means that words are stored with the Least Significant Byte at the lower address, and the Most Significant Byte at the adjacent, higher address (as shown in Figure 4-2). Example 4-8 shows sample byte move operations and Example 4-9 shows sample byte math operations.

Note: Instructions which operate in Byte mode must use the ".b" or ". B" instruction extension to specify a byte instruction. For example, the following two instructions are valid forms of a byte clear operation:

```
CLR.b W0
CLR.B W0
```

Example 4-8: Sample Byte Move Operations

MOV.B \# $\quad$ P 30 , W0 move the literal byte $0 \times 30$ to W0
Before Instruction:

$$
\mathrm{wo}=0 \times 5555
$$

After Instruction:
wo $=0 \times 5530$

MOV.B 0x1000, W0 ; move the byte at 0x1000 to W0
Before Instruction:
$\mathrm{wo}=0 \times 5555$
Data Memory $0 \times 1000=0 \times 1234$
After Instruction:
$\mathrm{WO}=0 \times 5534$
Data Memory $0 \times 1000=0 \times 1234$

MOV.B W0, 0x1001 ; byte move W0 to address 0x1001
Before Instruction:

```
WO = 0x1234
Data Memory 0x1000=0x5555
```

After Instruction:
$\mathrm{wo}=0 \times 1234$
Data Memory $0 \times 1000=0 \times 3455$

MOV.B W0, [W1++] ; byte move W0 to [W1], then post-inc W1
Before Instruction:

```
W0 = 0x1234
W1 = 0x1001
Data Memory 0x1000=0x5555
```

After Instruction:

```
WO = 0x1234
W1 = 0x1002
Data Memory 0x1000=0x3455
```

Example 4-9: Sample Byte Math Operations

CLR.B [W6--] ; byte clear [W6], then post-dec W6
Before Instruction:
$\mathrm{W} 6=0 \times 1001$
Data Memory $0 \times 1000=0 \times 5555$
After Instruction:
$\mathrm{W} 6=0 \times 1000$
Data Memory $0 \times 1000=0 \times 0055$

SUB.B W0, \#0x10, W1 ; byte subtract literal 0x10 from wo ; and store to W1
Before Instruction:
$\mathrm{WO}=0 \times 1234$
$\mathrm{W} 1=0 \mathrm{xFFFF}$
After Instruction:
$\mathrm{WO}=0 \times 1234$
$\mathrm{W} 1=0 \times F F 24$

ADD.B W0, W1, [W2++] ; byte add W0 and W1, store to [W2]
; and post-inc w2
Before Instruction:
$\mathrm{WO}=0 \times 1234$
$\mathrm{W} 1=0 \times 5678$
$\mathrm{w} 2=0 \times 1000$
Data Memory 0x1000 = 0x5555
After Instruction:
$\mathrm{WO}=0 \times 1234$
$\mathrm{W} 1=0 \times 5678$
$\mathrm{W} 2=0 \times 1001$
Data Memory $0 x 1000=0 \times 55 A C$

### 4.5 Word Move Operations

Even though the data space is byte addressable, all move operations made in Word mode must be word-aligned. This means that for all source and destination operands, the Least Significant address bit must be ' 0 '. If a word move is made to or from an odd address, an address error exception is generated. Likewise, all double words must be word-aligned. Figure 4-2 shows how bytes and words may be aligned in data memory. Example 4-10 contains several legal word move operations.
When an exception is generated due to a misaligned access, the exception is taken after the instruction executes. If the illegal access occurs from a data read, the operation will be allowed to complete, but the Least Significant bit of the source address will be cleared to force word alignment. If the illegal access occurs during a data write, the write will be inhibited. Example 4-11 contains several illegal word move operations.

Figure 4-2: Data Alignment in Memory

| $\begin{aligned} & 0 \times 1001 \\ & 0 \times 1003 \end{aligned}$ |  | b0 | $\begin{aligned} & 0 \times 1000 \\ & 0 \times 1002 \end{aligned}$ |
| :---: | :---: | :---: | :---: |
|  | b1 |  |  |
| $0 \times 1005$ | b3 | b2 | $0 \times 1004$ |
| $0 \times 1007$ | b5 | b4 | 0x1006 |
| 0x1009 | b7 | b6 | 0x1008 |
| 0x100B |  | b8 | 0x100A |
|  | Legend: <br> b0 - byte stored at $0 \times 1000$ <br> b1 - byte stored at 0x1003 <br> b3:b2 - word stored at $0 \times 1005: 1004$ (b2 is LSB) <br> b7:b4 - double word stored at 0x1009:0x1006 (b4 is LSB) <br> b8 - byte stored at $0 \times 100 \mathrm{~A}$ |  |  |

Note: Instructions which operate in Word mode are not required to use an instruction extension. However, they may be specified with an optional ". w" or ". w" extension, if desired. For example, the following instructions are valid forms of a word clear operation:

| CLR | W0 |
| :--- | :--- |
| CLR.w | W0 |
| CLR.W | W0 |

Example 4-10: Legal Word Move Operations

```
MOV #0x30, wo ; move the literal word 0x30 to wo
```

Before Instruction:

$$
\mathrm{wo}=0 \times 5555
$$

After Instruction:

$$
\mathrm{wo}=0 \times 0030
$$

MOV 0x1000, wo ; move the word at $0 \times 1000$ to wo
Before Instruction:

$$
\begin{aligned}
& \text { W0 }=0 \times 5555 \\
& \text { Data Memory } 0 \times 1000=0 \times 1234
\end{aligned}
$$

After Instruction:
$\mathrm{WO}=0 \times 1234$
Data Memory $0 x 1000=0 \times 1234$

MOV [W0], [W1++] ; word move [W0] to [W1],
; then post-inc W1
Before Instruction:

$$
\mathrm{WO}=0 \times 1234
$$

$$
\mathrm{W} 1=0 \times 1000
$$

Data Memory $0 \times 1000=0 \times 5555$
Data Memory $0 x 1234=0 x A A A A$
After Instruction:
$\mathrm{WO}=0 \times 1234$
$\mathrm{W} 1=0 \times 1002$
Data Memory $0 \times 1000=0 x A A A A$
Data Memory 0x1234 = 0xAAAA

Example 4-11: Illegal Word Move Operations
MOV 0x1001, W0 ; move the word at $0 x 1001$ to w0

Before Instruction:

$$
\begin{aligned}
& \text { W0 }=0 \times 5555 \\
& \text { Data Memory } 0 \times 1000=0 \times 1234 \\
& \text { Data Memory } 0 \times 1002=0 \times 5678
\end{aligned}
$$

After Instruction:
WO = 0x1234
Data Memory 0x1000 = 0x1234
Data Memory $0 \times 1002=0 \times 5678$
ADDRESS ERROR TRAP GENERATED
(source address is misaligned, so MOV is performed)

```
MOV W0, 0x1001 ; move W0 to the word at 0x1001
```

Before Instruction:

```
W0 = 0x1234
Data Memory 0x1000 = 0x5555
Data Memory 0x1002 = 0x6666
```

After Instruction:
WO = 0x1234
Data Memory $0 \times 1000=0 \times 5555$
Data Memory 0x1002 = 0x6666
ADDRESS ERROR TRAP GENERATED
(destination address is misaligned, so MOV is not performed)

```
MOV [W0], [W1++] ; word move [W0] to [W1],
```

    ; then post-inc w1
    Before Instruction:
$\mathrm{WO}=0 \times 1235$
W1 = 0x1000
Data Memory $0 \times 1000=0 \times 1234$
Data Memory 0x1234 = 0xAAAA
Data Memory $0 \times 1236=0 x B B B B$
After Instruction:
WO = 0x1235
$\mathrm{W} 1=0 \times 1002$
Data Memory $0 x 1000=0 x A A A A$
Data Memory $0 \times 1234=0 \times A A A A$
Data Memory $0 \times 1236=0 x B B B B$
ADDRESS ERROR TRAP GENERATED
(source address is misaligned, so MOV is performed)

### 4.6 Using 10-bit Literal Operands

Several instructions that support Byte and Word mode have 10-bit operands. For byte instructions, a 10-bit literal is too large to use. So when 10-bit literals are used in Byte mode, the range of the operand must be reduced to 8 bits or the assembler will generate an error. Table 4-7 shows that the range of a 10-bit literal is 0:1023 in Word mode and 0:255 in Byte mode.
Instructions which employ 10-bit literals in Byte and Word mode are: ADD, ADDC, AND, IOR, RETLW, SUB, SUBB and XOR. Example 4-12 shows how positive and negative literals are used in Byte mode for the ADD instruction.

Table 4-7: $\quad$ 10-bit Literal Coding

| Literal Value | Word Mode <br> $k k$ kkkk kkkk | Byte Mode <br> kkkk kkkk |
| :---: | :---: | :---: |
| 0 | 0000000000 | 00000000 |
| 1 | 0000000001 | 00000001 |
| 2 | 0000000010 | 00000010 |
| 127 | 0001111111 | 01111111 |
| 128 | 0010000000 | 10000000 |
| 255 | 0011111111 | 11111111 |
| 256 | 0100000000 | N/A |
| 512 | 1000000000 | N/A |
| 1023 | 1111111111 | N/A |

## Example 4-12: Using 10-bit Literals For Byte Operands



Note: Using a literal value greater than 127 in Byte mode is functionally identical to using the equivalent negative two's complement value, since the Most Significant bit of the byte is set. When operating in Byte mode, the Assembler will accept either a positive or negative literal value (i.e., \#-10).

### 4.7 Software Stack Pointer and Frame Pointer

### 4.7.1 Software Stack Pointer

Both the dsPIC30F and dsPIC33F feature a software stack which facilitates function calls and exception handling. W15 is the default Stack Pointer (SP) and after any Reset, it is initialized to $0 \times 0800$. This ensures that the SP will point to valid RAM in all dsPIC30F and dsPIC33F devices and permits stack availability for exceptions, which may occur before the SP is set by the user software. The user may reprogram the SP during initialization to any location within data space.
The SP always points to the first available free word (Top-of-Stack) and fills the software stack, working from lower addresses towards higher addresses. It pre-decrements for a stack POP (read) and post-increments for a stack PUSH (write).
The software stack is manipulated using the PUSH and POP instructions. The PUSH and POP instructions are the equivalent of a MOV instruction, with W15 used as the destination pointer. For example, the contents of W0 can be PUSHed onto the Top-of-Stack (TOS) by:

PUSH WO
This syntax is equivalent to
MOV W0, [W15++]
The contents of the TOS can be returned to WO by
POP WO
This syntax is equivalent to

```
MOV [--W15],W0
```

During any CALL instruction, the PC is PUSHed onto the stack, such that when the subroutine completes execution, program flow may resume from the correct location. When the PC is PUSHed onto the stack, $\mathrm{PC}<15: 0>$ is PUSHed onto the first available stack word, then $\mathrm{PC}<22: 16>$ is PUSHed. When PC<22:16> is PUSHed, the Most Significant 7 bits of the PC are zero-extended before the PUSH is made, as shown in Figure 4-3. During exception processing, the Most Significant 7 bits of the PC are concatenated with the lower byte of the STATUS register (SRL) and IPL<3>, CORCON<3>. This allows the primary STATUS register contents and CPU Interrupt Priority Level to be automatically preserved during interrupts.

Note: In order to protect against misaligned stack accesses, W15<0> is always clear.

Figure 4-3: Stack Operation for CALL Instruction


Note: For exceptions, the upper nine bits of the second PUSHed word contains the SRL and IPL<3>.

### 4.7.2 Stack Pointer Example

Figure 4-4 through Figure 4-7 show how the software stack is modified for the code snippet shown in Example 4-13. Figure 4-4 shows the software stack before the first PUSH has executed. Note that the SP has the initialized value of $0 \times 0800$. Furthermore, the example loads $0 \times 5 \mathrm{~A} 5 \mathrm{~A}$ and $0 \times 3636$ to W0 and W1, respectively. The stack is PUSHed for the first time in Figure $4-5$ and the value contained in W0 is copied to TOS. W15 is automatically updated to point to the next available stack location, and the new TOS is $0 \times 0802$. In Figure 4-6, the contents of W1 are PUSHed onto the stack, and the new TOS becomes 0x0804. In Figure 4-7, the stack is POPped, which copies the last PUSHed value (W1) to W3. The SP is decremented during the POP operation, and at the end of the example, the final TOS is $0 \times 0802$.

Example 4-13: Stack Pointer Usage

|  |  |  |
| :--- | :--- | :--- |
| MOV | $\# 0 \times 5 A 5 A$, W0 | ; Load W0 with 0x5A5A |
| MOV | $\# 0 \times 3636$, W1 | ; Load W1 with 0x3636 |
| PUSH | W0 | ; Push W0 to TOS (see Figure 4-5) |
| PUSH | W1 | ; Push W1 to TOS (see Figure 4-6) |
| POP | W3 | ; Pop TOS to W3 (see Figure 4-7) |

Figure 4-4: $\quad$ Stack Pointer Before The First PUSH
$\square$
Figure 4-5: Stack Pointer After "PUSH W0" Instruction


Figure 4-6: Stack Pointer After "PUSH W1" Instruction

| 0x0000 |  | $\longleftarrow$ W15 (SP) |
| :---: | :---: | :---: |
|  |  |  |
| $\begin{aligned} & 0 \times 0800 \\ & 0 \times 0802 \\ & 0 \times 0804 \end{aligned}$ | 5A5A |  |
|  | 3636 |  |
|  | <TOS> |  |
|  |  |  |
| 0xFFFE |  |  |
|  | $=0 \times 5 A 5 A$ |  |
|  | $=0 \times 3636$ |  |
|  | = $0 \times 0804$ |  |

Figure 4-7: $\quad$ Stack Pointer After "POP W3" Instruction


Note: The contents of $0 \times 802$, the new TOS, remain unchanged ( $0 \times 3636$ ).

### 4.7.3 Software Stack Frame Pointer

A Stack Frame is a user-defined section of memory residing in the software stack. It is used to allocate memory for temporary variables which a function uses, and one Stack Frame may be created for each function. W14 is the default Stack Frame Pointer (FP) and it is initialized to $0 x 0000$ on any Reset. If the Stack Frame Pointer is not used, W14 may be used like any other working register.
The link (LNK) and unlink (ULNK) instructions provide Stack Frame functionality. The LNK instruction is used to create a Stack Frame. It is used during a call sequence to adjust the SP, such that the stack may be used to store temporary variables utilized by the called function. After the function completes execution, the ULNK instruction is used to remove the Stack Frame created by the LNK instruction. The LNK and ULNK instructions must always be used together to avoid stack overflow.

### 4.7.4 Stack Frame Pointer Example

Figure 4-8 through Figure 4-10 show how a Stack Frame is created and removed for the code snippet shown in Example 4-14. This example demonstrates how a Stack Frame operates and is not indicative of the code generated by the dsPIC30F/33F compiler. Figure 4-8 shows the stack condition at the beginning of the example, before any registers are PUSHed to the stack. Here, W15 points to the first free stack location (TOS) and W14 points to a portion of stack memory allocated for the routine that is currently executing.
Before calling the function "COMPUTE", the parameters of the function (W0, W1 and W2) are PUSHed on the stack. After the "CALL COMPUTE" instruction is executed, the PC changes to the address of "COMPUTE" and the return address of the function "TASKA" is placed on the stack (Figure 4-9). Function "COMPUTE" then uses the "LNK \#4" instruction to PUSH the calling routine's Frame Pointer value onto the stack and the new Frame Pointer will be set to point to the current Stack Pointer. Then, the literal 4 is added to the Stack Pointer address in W15, which reserves memory for two words of temporary data (Figure 4-10).
Inside the function "COMPUTE", the FP is used to access the function parameters and temporary (local) variables. [W14 + n] will access the temporary variables used by the routine and [W14-n] is used to access the parameters. At the end of the function, the ULNK instruction is used to copy the Frame Pointer address to the Stack Pointer and then POP the calling subroutine's Frame Pointer back to the W14 register. The ULNK instruction returns the stack back to the state shown in Figure 4-9.
A RETURN instruction will return to the code that called the subroutine. The calling code is responsible for removing the parameters from the stack. The RETURN and POP instructions restore the stack to the state shown in Figure 4-8.

Example 4-14: Frame Pointer Usage

```
TASKA:
    PUSH W0 ; Push parameter 1
    PUSH W1 ; Push parameter 2
    PUSH W2 ; Push parameter 3
    CALL COMPUTE ; Call COMPUTE function
    POP W2 ; Pop parameter 3
    POP W1 ; Pop parameter 2
    POP WO ; Pop parameter 1
COMPUTE:
    LNK #4 ; Stack FP, allocate 4 bytes for local variables
    ULNK ; Free allocated memory, restore original FP
    RETURN ; Return to TASKA
```

Figure 4-8: $\quad$ Stack at the Beginning of Example 4-14


Figure 4-9: Stack After "CALLCOMPUTE" Executes


Figure 4-10: Stack After "LNK \#4" Executes


### 4.7.5 Stack Pointer Overflow

There is a stack limit register (SPLIM) associated with the Stack Pointer that is reset to $0 \times 0000$. SPLIM is a 16 -bit register, but SPLIM<0> is fixed to ' 0 ', because all stack operations must be word-aligned.
The stack overflow check will not be enabled until a word write to SPLIM occurs, after which time it can only be disabled by a device Reset. All effective addresses generated using W15 as a source or destination are compared against the value in SPLIM. Should the effective address be greater than the contents of SPLIM, then a stack error trap is generated.

If stack overflow checking has been enabled, a stack error trap will also occur if the W15 effective address calculation wraps over the end of data space (0xFFFF).
Refer to the "dsPIC30F Family Reference Manual" (DS70046) for more information on the stack error trap.

### 4.7.6 Stack Pointer Underflow

The stack is initialized to $0 \times 0800$ during Reset. A stack error trap will be initiated should the Stack Pointer address ever be less than 0x0800.

Note: Locations in data space between 0x0000 and 0x07FF are, in general, reserved for core and peripheral Special Function Registers (SFR).

### 4.8 Conditional Branch Instructions

Conditional branch instructions are used to direct program flow, based on the contents of the STATUS register. These instructions are generally used in conjunction with a Compare class instruction, but they may be employed effectively after any operation that modifies the STATUS register.
The compare instructions $\mathrm{CP}, \mathrm{CPO}$ and CPB , perform a subtract operation (minuend - subtrahend), but do not actually store the result of the subtraction. Instead, compare instructions just update the flags in the STATUS register, such that an ensuing conditional branch instruction may change program flow by testing the contents of the updated STATUS register. If the result of the STATUS register test is true, the branch is taken. If the result of the STATUS register test is false, the branch is not taken.
The conditional branch instructions supported by the dsPIC30F and dsPIC33F devices are shown in Table 4-8. This table identifies the condition in the STATUS register which must be true for the branch to be taken. In some cases, just a single bit is tested (as in BRA C), while in other cases, a complex logic operation is performed (as in BRA GT). It is worth noting that both signed and unsigned conditional tests are supported, and that support is provided for DSP algorithms with the $O A, O B, S A$ and $S B$ condition mnemonics.

Table 4-8: Conditional Branch Instructions

| Condition Mnemonic ${ }^{(1)}$ | Description | Status Test |
| :---: | :---: | :---: |
| C | Carry (not Borrow) | C |
| GE | Signed greater than or equal | ( $\overline{\mathrm{N}} \& \& \overline{\mathrm{OV}}) \\|(\mathrm{N} \& \& \mathrm{OV})$ |
| GEU ${ }^{(2)}$ | Unsigned greater than or equal | C |
| GT | Signed greater than | (言\&\& $\overline{\mathrm{N}} \& \& \overline{\mathrm{OV}}) \\|$ ( $\overline{\mathrm{Z}} \& \& N \& \& O \mathrm{~V})$ |
| GTU | Unsigned greater than |  |
| LE | Signed less than or equal |  |
| LEU | Unsigned less than or equal | $\overline{\mathrm{C}} \\| \mathrm{Z}$ |
| LT | Signed less than | ( $\overline{\mathrm{N}} \& \& \mathrm{OV}) \\|(\mathrm{N} \& \& \overline{\mathrm{OV}})$ |
| LTU ${ }^{(3)}$ | Unsigned less than | $\overline{\mathrm{C}}$ |
| N | Negative | N |
| NC | Not Carry (Borrow) | $\overline{\mathrm{C}}$ |
| NN | Not Negative | $\bar{N}$ |
| NOV | Not Overflow | $\overline{\mathrm{OV}}$ |
| NZ | Not Zero | $\bar{Z}$ |
| OA | Accumulator A overflow | OA |
| OB | Accumulator B overflow | OB |
| OV | Overflow | OV |
| SA | Accumulator A saturate | SA |
| SB | Accumulator B saturate | SB |
| Z | Zero | Z |

Note 1: Instructions are of the form: BRA mnemonic, Expr.
2: GEU is identical to $C$ and will reverse assemble to BRA C, Expr.
3: LTU is identical to NC and will reverse assemble to BRA NC, Expr.
Note: The "Compare and Skip" instructions (CPSEQ, CPSGT, CPSLT and CPSNE) do not modify the STATUS register.

The $Z$ Status bit is a special zero Status bit that is useful for extended precision arithmetic. The $Z$ bit functions like a normal $Z$ flag for all instructions, except those that use the carry/borrow input (ADDC, CPB, SUBB and SUBBR). For the ADDC, CPB, SUBB and SUBBR instructions, the $Z$ bit can only be cleared and never set. If the result of one of these instructions is non-zero, the $Z$ bit will be cleared and will remain cleared, regardless of the result of subsequent ADDC, CPB, SUBB or SUBBR operations. This allows the $Z$ bit to be used for performing a simple zero check on the result of a series of extended precision operations.
A sequence of instructions working on multi-precision data (starting with an instruction with no carry/borrow input), will automatically logically AND the successive results of the zero test. All results must be zero for the $Z$ flag to remain set at the end of the sequence of operations. If the result of the ADDC, CPB, SUBB or SUBBR instruction is non-zero, the $Z$ bit will be cleared and remain cleared for all subsequent ADDC, CPB, SUBB or SUBBR instructions. Example 4-15 shows how the $Z$ bit operates for a 32-bit addition. It shows how the $Z$ bit is affected for a 32-bit addition implemented with an ADD/ADDC instruction sequence. The first example generates a zero result for only the most significant word, and the second example generates a zero result for both the least significant word and most significant word.

Example 4-15: 'Z' Status bit Operation for 32-bit Addition

```
; Add two doubles (W0:W1 and W2:W3)
; Store the result in W5:W4
ADD W0, W2, W4 ; Add LSWord and store to W4
ADDC W1, W3, W5 ; Add MSWord and store to W5
```

Before 32-bit Addition (zero result for the most significant word):

```
    W0 = 0x2342
    W1 = 0xFFF0
    W2 = 0x39AA
    W3 = 0x0010
    W4 = 0x0000
    W5 = 0x0000
    SR = 0x0000
```

After 32-bit Addition:
$\mathrm{WO}=0 \times 2342$
$\mathrm{W} 1=0 \times F F F 0$
$\mathrm{W} 2=0 \times 39 \mathrm{AA}$
W3 = 0x0010
$\mathrm{W} 4=0 \times 5 \mathrm{CEC}$
$\mathrm{W} 5=0 \times 0000$
SR = 0x0201 (DC,C=1)

Before 32-bit Addition (zero result for the least significant word and most significant word):
$\mathrm{WO}=0 \mathrm{xB76E}$
$\mathrm{W} 1=0 \times F B 7 B$
$\mathrm{W} 2=0 \times 4892$
$\mathrm{W} 3=0 \times 0484$
$\mathrm{W} 4=0 \times 0000$
$\mathrm{W} 5=0 \times 0000$
$\mathrm{SR}=0 \mathrm{xO} 000$
After 32-bit Addition:
$\mathrm{WO}=0 \mathrm{xB76E}$
$\mathrm{W} 1=0 \times \mathrm{FB} 7 \mathrm{~B}$
$\mathrm{W} 2=0 \times 4892$
$\mathrm{W} 3=0 \times 0485$
$\mathrm{W} 4=0 \times 0000$
W5 = 0x0000
$S R=0 \times 0103(D C, Z, C=1)$

# Section 4. Instruction Set Details 

### 4.10

## Assigned Working Register Usage

The 16 working registers of the dsPIC30F and dsPIC33F provide a large register set for efficient code generation and algorithm implementation. In an effort to maintain an instruction set that provides advanced capability, a stable run-time environment and backwards compatibility with earlier Microchip processor cores, some working registers have a pre-assigned usage. Table 4-9 summarizes these working register assignments, with details provided in subsections 4.10.1 "Implied DSP Operands" through 4.10.3 "PIC ${ }^{\circledR}$ Microcontroller Compatibility".

Table 4-9: $\quad$ Special Working Register Assignments

| Register | Special Assignment |
| :--- | :--- |
| W0 | Default WREG, Divide Quotient |
| W1 | Divide Remainder |
| W2 | "MUL f" Product least significant word |
| W3 | "MUL f" Product most significant word |
| W4 | MAC Operand |
| W5 | MAC Operand |
| W6 | MAC Operand |
| W7 | MAC Operand |
| W8 | MAC Prefetch Address (X Memory) |
| W9 | MAC Prefetch Address (X Memory) |
| W10 | MAC Prefetch Address (Y Memory) |
| W11 | MAC Prefetch Address (Y Memory) |
| W12 | MAC Prefetch Offset |
| W13 | MAC Write Back Destination |
| W14 | Frame Pointer |
| W15 | Stack Pointer |

### 4.10.1 Implied DSP Operands

To assist instruction encoding and maintain uniformity among the DSP class of instructions, some working registers have pre-assigned functionality. For all DSP instructions which have prefetch ability, the following 10 register assignments must be adhered to:

- W4-W7 are used for arithmetic operands
- W8-W11 are used for prefetch addresses (pointers)
- W12 is used for the prefetch register offset index
- W13 is used for the accumulator Write Back destination

These restrictions only apply to the DSP MAC class of instructions, which utilize working registers and have prefetch ability (described in 4.15 "DSP Accumulator Instructions"). The affected instructions are CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC.

The DSP Accumulator class of instructions (described in 4.15 "DSP Accumulator Instructions") are not required to follow the working register assignments in Table 4-9 and may freely use any working register when required.

### 4.10.2 Implied Frame and Stack Pointer

To accommodate software stack usage, W14 is the implied Frame Pointer (used by the LNK and ULNK instructions) and W15 is the implied Stack Pointer (used by the CALL, LNK, POP, PUSH, RCALL, RETFIE, RETLW, RETURN, TRAP and ULNK instructions). Even though W14 and W15 have this implied usage, they may still be used as generic operands in any instruction, with the exceptions outlined in 4.10.1 "Implied DSP Operands". If W14 and W15 must be used for other purposes (it is strongly advised that they remain reserved for the Frame and Stack Pointer), extreme care must be taken such that the run-time environment is not corrupted.

### 4.10.3 PIC $^{\circledR}$ Microcontroller Compatibility

### 4.10.3.1 Default Working Register WREG

To ease the migration path for users of the Microchip PIC MCU families, the dsPIC30F and dsPIC33F have matched the functionality of the PIC MCU instruction sets as closely as possible. One major difference between the dsPIC30F/33F and the PIC MCU processors is the number of working registers provided. The PIC MCU families only provide one 8-bit working register, while the dsPIC30F and dsPIC33F provide sixteen, 16-bit working registers. To accommodate for the one working register of the PIC MCU, the dsPIC30F/33F instruction set has designated one working register to be the default working register for all legacy file register instructions. The default working register is set to WO, and it is used by all instructions which use file register addressing.
Additionally, the syntax used by the dsPIC30F/33F assembler to specify the default working register is similar to that used by the PIC MCU assembler. As shown in the detailed instruction descriptions in Section 5. "Instruction Descriptions", "WREG" must be used to specify the default working register. Example 4-16 shows several instructions which use WREG.

Example 4-16: Using the Default Working Register WREG

|  |  | ; add RAM100 and WREG, store in RAM100 |
| :--- | :--- | :--- |
| ADD | RAM100 | ; shift RAM100 right, store in WREG |
| ASR | RAM100, WREG | ; clear the WREG LS Byte |
| CLR.B | WREG | REC |
| RAM100, WREG | ; decrement RAM100, store in WREG |  |
| MOV | WREG, RAM100 | ; move WREG to RAM100 |
| SETM | WREG | ; set all bits in the WREG |
| XOR | RAM100 | ; XOR RAM100 and WREG, store in RAM100 |

### 4.10.3.2 PRODH:PRODL Register Pair

Another significant difference between the Microchip PIC MCU and dsPIC30F/33F architectures is the multiplier. Some PIC MCU families support an 8 -bit $\times 8$-bit multiplier, which places the multiply product in the PRODH:PRODL register pair. The dsPIC30F and dsPIC33F have a 17-bit $x$ 17-bit multiplier, which may place the result into any two successive working registers (starting with an even register), or an accumulator.
Despite this architectural difference, the dsPIC30F and dsPIC33F still support the legacy file register multiply instruction (MULWF) with the "MUL \{ . B \} £" instruction (described on page 5-169). Supporting the legacy MULWF instruction has been accomplished by mapping the PRODH:PRODL registers to the working register pair $\mathrm{W} 3: \mathrm{W} 2$. This means that when "MUL $\{. \mathrm{B}\} \mathrm{f}$ " is executed in Word mode, the multiply generates a 32-bit product which is stored in W3:W2, where W3 has the most significant word of the product and W2 has the least significant word of the product. When "MUL \{. B \} $f$ " is executed in Byte mode, the 16-bit product is stored in W2, and W3 is unaffected. Examples of this instruction are shown in Example 4-17.

Example 4-17: Unsigned fand WREG Multiply (Legacy MULWF Instruction)

```
MUL.B 0x100 ; (0x100)*WREG (byte mode), store to W2
```

Before Instruction:

```
WO (WREG) = 0x7705
W2 = 0x1235
W3 = 0x1000
Data Memory 0x0100=0x1255
```

After Instruction:
W0 (WREG) $=0 \times 7705$
$\mathrm{W} 2=0 \times 01 \mathrm{~A} 9$
$\mathrm{W} 3=0 \times 1000$
Data Memory $0 x 0100=0 \times 1255$

MUL $0 \times 100$; ( $0 \times 100$ ) *WREG (word mode), store to W3:W2
Before Instruction:
WO (WREG) $=0 \times 7705$
$\mathrm{W} 2=0 \times 1235$
$\mathrm{W} 3=0 \times 1000$
Data Memory 0x0100=0x1255
After Instruction:
WO (WREG) $=0 \times 7705$
$\mathrm{W} 2=0 \times D E A 9$
$\mathrm{W} 3=0 \mathrm{x0885}$
Data Memory $0 x 0100=0 \times 1255$

### 4.10.3.3 Moving Data with WREG

The "MOV \{.B\} f \{,WREG\}" instruction (described on page 5-145) and "MOV \{.B\} WREG, f" instruction (described on page 5-146) allow for byte or word data to be moved between file register memory and the WREG (working register W0). These instructions provide equivalent functionality to the legacy Microchip PIC MCU MOVF and MOVWF instructions.

The "MOV \{.B\} f \{, WREG \}" and "MOV \{. B \} WREG, f" instructions are the only MOV instructions which support moves of byte data to and from file register memory. Example 4-18 shows several MOV instruction examples using the WREG.

Note: When moving word data between file register memory and the working register array, the "MOV Wns, $f$ " and "MOV f, Wnd" instructions allow any working register (W0:W15) to be used as the source or destination register, not just WREG.

Example 4-18: Moving Data with WREG

```
MOV.B 0x1001, WREG ; move the byte stored at location 0xl001 to wo
MOV 0x1000, WREG ; move the word stored at location 0x1000 to W0
MOV.B WREG, TBLPAG ; move the byte stored at W0 to the TBLPAG register
MOV WREG, 0x804 ; move the word stored at W0 to location 0x804
```


### 4.11 DSP Data Formats

### 4.11.1 Integer and Fractional Data

The dsPIC30F and dsPIC33F devices support both integer and fractional data types. Integer data is inherently represented as a signed two's complement value, where the Most Significant bit is defined as a sign bit. Generally speaking, the range of an N-bit two's complement integer is $-2^{\mathrm{N}-1}$ to $2^{\mathrm{N}-1}-1$. For a 16 -bit integer, the data range is $-32768(0 \times 8000)$ to $32767(0 \times 7 \mathrm{FFF})$, including ' 0 '. For a 32 -bit integer, the data range is $-2,147,483,648$ ( $0 \times 8000$ 0000) to 2,147,483,647 (0x7FFF FFFF).
Fractional data is represented as a two's complement number, where the Most Significant bit is defined as a sign bit, and the radix point is implied to lie just after the sign bit. This format is commonly referred to as 1.15 (or Q15) format, where 1 is the number of bits used to represent the integer portion of the number, and 15 is the number of bits used to represent the fractional portion. The range of an N -bit two's complement fraction with this implied radix point is -1.0 to $\left(1-2^{1-\mathrm{N}}\right)$. For a 16 -bit fraction, the 1.15 data range is $-1.0(0 \times 8000)$ to 0.999969482 ( $0 x 7 \mathrm{FFF}$ ), including 0.0 and it has a precision of $3.05176 \times 10^{-5}$. In Normal Saturation mode, the 32-bit accumulators use a 1.31 format, which enhances the precision to $4.6566 \times 10^{-10}$.
Super Saturation mode expands the dynamic range of the accumulators by using the 8 bits of the Upper Accumulator register (ACCxU) as guard bits. Guard bits are used if the value stored in the accumulator overflows beyond the $32^{\text {nd }}$ bit, and they are useful for implementing DSP algorithms. This mode is enabled when the ACCSAT bit (CORCON<4>), is set to ' 1 ' and it expands the accumulators to 40 bits. The accumulators then support an integer range of $-5.498 \times 10^{11}(0 \times 8000000000)$ to $5.498 \times 10^{11}$ ( $0 \times 7$ F FFFF FFFF). In Fractional mode, the guard bits of the accumulator do not modify the location of the radix point and the 40-bit accumulators use a 9.31 fractional format. Note that all fractional operation results are stored in the 40-bit Accumulator, justified with a 1.31 radix point. As in Integer mode, the guard bits merely increase the dynamic range of the accumulator. 9.31 fractions have a range of -256.0 ( $0 \times 800000$ 0000) to (256.0-4.65661×10-10) (0x7F FFFF FFFF). Table 4-10 identifies the range and precision of integers and fractions on the dsPIC30F/33F devices for 16-bit, 32-bit and 40-bit registers.

It should be noted that, with the exception of DSP multiplies, the ALU operates identically on integer and fractional data. Namely, an addition of two integers will yield the same result (binary number) as the addition of two fractional numbers. The only difference is how the result is interpreted by the user. However, multiplies performed by DSP operations are different. In these instructions, data format selection is made by the IF bit, CORCON<0>, and it must be set accordingly (' 0 ' for Fractional mode, ' 1 ' for Integer mode). This is required because of the implied radix point used by dsPIC30F/33F fractional numbers. In Integer mode, multiplying two 16-bit integers produces a 32-bit integer result. However, multiplying two 1.15 values generates a 2.30 result. Since the dsPIC30F and dsPIC33F devices use a 1.31 format for the accumulators, a DSP multiply in Fractional mode also includes a left shift of one bit to keep the radix point properly aligned. This feature reduces the resolution of the DSP multiplier to $2^{-30}$, but has no other effect on the computation (e.g., $0.5 \times 0.5=0.25$ ).

Table 4-10: dsPIC30F/33F Data Ranges

| Register Size | Integer Range | Fraction Range | Fraction Resolution |
| :--- | :--- | :--- | :--- |
| 16 -bit | -32768 to | -1.0 to $\left(1.0-2^{-15}\right)$ | $3.052 \times 10^{-5}$ |
|  | 32767 | $-2,147,483,648$ to | -1.0 to $\left(1.0-2^{-31}\right)$ |
| 32 -bit | $2,147,483,647$ |  | $4.657 \times 10^{-10}$ |
|  | $-549,755,813,888$ to | -256.0 to $\left(256.0-2^{-31}\right)$ | $4.657 \times 10^{-10}$ |
| $40-$ bit | $549,755,813,887$ |  |  |

### 4.11.2 Integer and Fractional Data Representation

Having a working knowledge of how integer and fractional data are represented on the dsPIC30F and dsPIC33F is fundamental to working with the device. Both integer and fractional data treat the Most Significant bit as a sign bit, and the binary exponent decreases by one as the bit position advances toward the Least Significant bit. The binary exponent for an N -bit integer starts at ( $\mathrm{N}-1$ ) for the Most Significant bit, and ends at ' 0 ' for the Least Significant bit. For an N-bit fraction, the binary exponent starts at ' 0 ' for the Most Significant bit, and ends at (1-N) for the Least Significant bit (as shown in Figure 4-11 for a positive value and in Figure 4-12 for a negative value).
Convertion between integer and fractional representations can be performed using simple division and multiplication. To go from an N -bit integer to a fraction, divide the integer value by $2^{\mathrm{N}-1}$. Likewise, to convert an N -bit fraction to an integer, multiply the fractional value by $2^{\mathrm{N}-1}$.

Figure 4-11: Different Representations of $0 \times 4001$


$$
0 \times 4001=2^{14}+2^{0}=16384+1=16385
$$

1.15 Fractional:


$$
0 \times 4001=2^{-1}+2^{-15}=0.5+.000030518=0.500030518
$$

Figure 4-12: Different Representations of $0 \times \mathrm{C} 002$
Integer:

| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $-2^{15}$ | $2^{14}$ | $2^{13}$ | $2^{12} \ldots \ldots$ |  |  |  |  |  |  |  |  |  |  |  |  |

$$
0 x C 002=-2^{15}+2^{14}+2^{1}=-32768+16384+2=-16382
$$

1.15 Fractional:


$$
0 \times C 002=-2^{0}+2^{-1}+2^{-14}=-1.0+0.5+0.000061035=-0.499938965
$$

Accumulator Usage
Accumulators $A$ and $B$ are utilized by DSP instructions to perform mathematical and shifting operations. Since the accumulators are 40 bits wide and the $X$ and $Y$ data paths are only 16 bits, the method to load and store the accumulators must be understood.
Item A in Figure 4-13 shows that each 40-bit Accumulator (ACCA and ACCB) consists of an 8-bit Upper register (ACCxU), a 16-bit High register (ACCxH) and a 16-bit Low register (ACCxL). To address the bus alignment requirement and provide the ability for 1.31 math, ACCxH is used as a destination register for loading the accumulator (with the LAC instruction), and also as a source register for storing the accumulator (with the SAC.R instruction). This is represented by Item B, Figure 4-13, where the upper and lower portions of the accumulator are shaded. In reality, during accumulator loads, ACCxL is zero backfilled and ACCxU is sign-extended to represent the sign of the value loaded in ACCxH.

When Normal (31-bit) Saturation is enabled, DSP operations (such as ADD, MAC, MSC, etc.) utilize solely ACCxH:ACCxL (Item C in Figure 4-13) and ACCxU is only used to maintain the sign of the value stored in $A C C x H: A C C x L$. For instance, when a MPY instruction is executed, the result is stored in ACCxH:ACCxL, and the sign of the result is extended through ACCxU.
When Super Saturation is enabled, all registers of the accumulator may be used (Item D in Figure 4-13) and the results of DSP operations are stored in ACCxU:ACCxH:ACCxL. The benefit of ACCXU is that it increases the dynamic range of the accumulator, as described in 4.11.1 "Integer and Fractional Data". Refer to Table 4-10 to see the range of values which may be stored in the accumulator when in Normal and Super Saturation modes.

Figure 4-13: Accumulator Alignment and Usage

A) 40-bit Accumulator consists of ACCxU:ACCxH:ACCxL
B) Load and Store operations
C) Operations in Normal Saturation mode
D) Operations in Super Saturation mode

### 4.13 Accumulator Access

The six registers of Accumulator A and Accumulator B are memory mapped like any other Special Function Register. This feature allows them to be accessed with file register or indirect addressing, using any instruction which supports such addressing. However, it is recommended that the DSP instructions LAC, SAC and SAC. R be used to load and store the accumulators, since they provide sign-extension, shifting and rounding capabilities. LAC, SAC and SAC. R instruction details are provided in Section 5. "Instruction Descriptions".

Note: For convenience, ACCAU and ACCBU are sign-extended to 16 bits. This provides the flexibility to access these registers using either Byte or Word mode (when file register or indirect addressing is used).

### 4.14 DSP MAC Instructions

The DSP Multiply and Accumulate (MAC) operations are a special suite of instructions which provide the most efficient use of the dsPIC30F and dsPIC33F architectures. The DSP MAC instructions, shown in Table 4.14, utilize both the X and Y data paths of the CPU core, which enables these instructions to perform the following operations all in one cycle:

- two reads from data memory using prefetch working registers (MAC Prefetches)
- two updates to prefetch working registers (MAC Prefetch Register Updates)
- one mathematical operation with an accumulator (MAC Operations)

In addition, four of the ten DSP MAC instructions are also capable of performing an operation with one accumulator, while storing out the rounded contents of the alternate accumulator. This feature is called accumulator Write Back (WB) and it provides flexibility for the software developer. For instance, the accumulator WB may be used to run two algorithms concurrently, or efficiently process complex numbers, among other things.

Table 4-11: DSP MAC Instructions

| Instruction | Description | Accumulator WB? |
| :--- | :--- | :---: |
| CLR | Clear accumulator | Yes |
| ED | Euclidean distance (no accumulate) | No |
| EDAC | Euclidean distance | No |
| MAC | Multiply and accumulate | Yes |
| MAC | Square and accumulate | No |
| MOVSAC | Move from X and Y bus | Yes |
| MPY | Multiply to accumulator | No |
| MPY | Square to accumulator | No |
| MPY .N | Negative multiply to accumulator | No |
| MSC | Multiply and subtract | Yes |

### 4.14.1 MAC Prefetches

Prefetches (or data reads) are made using the effective address stored in the working register. The two prefetches from data memory must be specified using the working register assignments shown in Table 4-9. One read must occur from the $X$ data bus using W8 or W9, and one read must occur from the Y data bus using W10 or W11. The allowed destination registers for both prefetches are W4-W7.
As shown in Table 4-3, one special Addressing mode exists for the MAC class of instructions. This mode is the Register Offset Addressing mode and utilizes W12. In this mode, the prefetch is made using the effective address of the specified working register, plus the 16-bit signed value stored in W12. Register Offset Addressing may only be used in the X space with W9, and in the Y-space with W11.

### 4.14.2 MAC Prefetch Register Updates

After the MAC prefetches are made, the effective address stored in each prefetch working register may be modified. This feature enables efficient single-cycle processing for data stored sequentially in X and Y memory. Since all DSP instructions execute in Word mode, only even numbered updates may be made to the effective address stored in the working register. Allowable address modifications to each prefetch register are $-6,-4,-2,0$ (no update), $+2,+4$ and +6 . This means that effective address updates may be made up to 3 words in either direction.
When the Register Offset Addressing mode is used, no update is made to the base prefetch register (W9 or W11), or the offset register (W12).

### 4.14.3 MAC Operations

The mathematical operations performed by the MAC class of DSP instructions center around multiplying the contents of two working registers and either adding or storing the result to either Accumulator A or Accumulator B. This is the operation of the MAC, MPY, MPY.N and MSC instructions. Table 4-9 shows that W4-W7 must be used for data source operands in the MAC class of instructions. W4-W7 may be combined in any fashion, and when the same working register is specified for both operands, a square or square and accumulate operation is performed.
For the ED and EDAC instructions, the same multiplicand operand must be specified by the instruction, because this is the definition of the Euclidean Distance operation. Another unique feature about this instruction is that the values prefetched from X and Y memory are not actually stored in W4-W7. Instead, only the difference of the prefetched data words is stored in W4-W7.
The two remaining MAC class instructions, CLR and MOVSAC, are useful for initiating or completing a series of MAC or EDAC instructions and do not use the multiplier. CLR has the ability to clear Accumulator $A$ or $B$, prefetch two values from data memory and store the contents of the other accumulator. Similarly, MOVSAC has the ability to prefetch two values from data memory and store the contents of either accumulator.

### 4.14.4 MAC Write Back

The write back ability of the MAC class of DSP instructions facilitates efficient processing of algorithms. This feature allows one mathematical operation to be performed with one accumulator, and the rounded contents of the other accumulator to be stored in the same cycle. As indicated in Table 4-9, register W13 is assigned for performing the write back, and two Addressing modes are supported: Direct and Indirect with Post-Increment.
The CLR, MOVSAC and MSC instructions support accumulator Write Back, while the ED, EDAC, MPY and MPY. N instructions do not support accumulator Write Back. The MAC instruction, which multiplies two working registers which are not the same, also supports accumulator Write Back. However, the square and accumulate MAC instruction does not support accumulator Write Back (see Table 4.14).

### 4.14.5 MAC Syntax

The syntax of the MAC class of instructions can have several formats, which depend on the instruction type and the operation it is performing, with respect to prefetches and accumulator Write Back. With the exception of the CLR and MOVSAC instructions, all MAC class instructions must specify a target accumulator along with two multiplicands, as shown in Example 4-19.

Example 4-19: Base MAC Syntax


If a prefetch is used in the instruction, the assembler is capable of discriminating the X or Y data prefetch based on the register used for the effective address. [W8] or [W9] specifies the $X$ prefetch and [W10] or [W11] specifies the Y prefetch. Brackets around the working register are required in the syntax, and they designate that indirect addressing is used to perform the prefetch. When address modification is used, it must be specified using a minus-equals or plus-equals "C"-like syntax (i.e., "[W8] - = 2" or "[W8] + = 6"). When Register Offset Addressing is used for the prefetch, W12 is placed inside the brackets ([W9 + W12] for X prefetches and [W11 + W12] for Y prefetches). Each prefetch operation must also specify a prefetch destination register (W4-W7). In the instruction syntax, the destination register appears before the prefetch register. Legal forms of prefetch are shown in Example 4-20.

Example 4-20: MAC Prefetch Syntax


If an accumulator Write Back is used in the instruction, it is specified last. The Write Back must use the W13 register, and allowable forms for the Write Back are "W13" for direct addressing and "[W13] + = 2" for indirect addressing with post-increment. By definition, the accumulator not used in the mathematical operation is stored, so the Write Back accumulator is not specified in the instruction. Legal forms of accumulator Write Back (WB) are shown in Example 4-21.

Example 4-21: MAC Accumulator WB Syntax

Putting it all together, an MSC instruction which performs two prefetches and a write back is shown in Example 4-22.

Example 4-22: MSC Instruction with Two Prefetches and Accumulator Write Back

4.15

## DSP Accumulator Instructions

The DSP Accumulator instructions do not have prefetch or accumulator WB ability, but they do provide the ability to add, negate, shift, load and store the contents of either 40-bit Accumulator. In addition, the ADD and SUB instructions allow the two accumulators to be added or subtracted from each other. DSP Accumulator instructions are shown in Table 4-12 and instruction details are provided in Section 5. "Instruction Descriptions".

Table 4-12: DSP Accumulator Instructions

| Instruction | Description | Accumulator WB? |
| :--- | :--- | :---: |
| ADD | Add accumulators | No |
| ADD | 16-bit signed accumulator add | No |
| LAC | Load accumulator | No |
| NEG | Negate accumulator | No |
| SAC | Store accumulator | No |
| SAC $\cdot$ R | Store rounded accumulator | No |
| SFTAC | Arithmetic shift accumulator by Literal | No |
| SFTAC | Arithmetic shift accumulator by $(\mathrm{Wn})$ | No |
| SUB | Subtract accumulators | No |

## Scaling Data with the FBCL Instruction

To minimize quantization errors that are associated with data processing using DSP instructions, it is important to utilize the complete numerical result of the operations. This may require scaling data up to avoid underflow (i.e., when processing data from a 12-bit ADC), or scaling data down to avoid overflow (i.e., when sending data to a 10-bit DAC). The scaling, which must be performed to minimize quantization error, depends on the dynamic range of the input data which is operated on, and the required dynamic range of the output data. At times, these conditions may be known beforehand and fixed scaling may be employed. In other cases, scaling conditions may not be fixed or known, and then dynamic scaling must be used to process data.
The FBCL instruction (Find First Bit Change Left) can efficiently be used to perform dynamic scaling, because it determines the exponent of a value. A fixed point or integer value's exponent represents the amount which the value may be shifted before overflowing. This information is valuable, because it may be used to bring the data value to "full scale", meaning that its numeric representation utilizes all the bits of the register it is stored in.
The FBCL instruction determines the exponent of a word by detecting the first bit change starting from the value's sign bit and working towards the LSB. Since the dsPIC DSC device's barrel shifter uses negative values to specify a left shift, the FBCL instruction returns the negated exponent of a value. If the value is being scaled up, this allows the ensuing shift to be performed immediately with the value returned by FBCL. Additionally, since the FBCL instruction only operates on signed quantities, FBCL produces results in the range of $-15: 0$. When the FBCL instruction returns ' 0 ', it indicates that the value is already at full scale. When the instruction returns -15 , it indicates that the value cannot be scaled (as is the case with $0 \times 0$ and $0 x F F F F$ ). Table 4-13 shows word data with various dynamic ranges, their exponents, and the value after scaling each data to maximize the dynamic range. Example $4-23$ shows how the FBCL instruction may be used for block processing.

Table 4-13:
Scaling Examples

| Word Value | Exponent | Full Scale Value <br> (Word Value << Exponent) |
| :--- | :---: | :---: |
| $0 \times 0001$ | 14 | $0 \times 4000$ |
| $0 \times 0002$ | 13 | $0 \times 4000$ |
| $0 \times 0004$ | 12 | $0 \times 4000$ |
| $0 \times 0100$ | 6 | $0 \times 4000$ |
| $0 \times 01 F F$ | 6 | $0 \times 7 F C 0$ |
| $0 \times 0806$ | 3 | $0 \times 4030$ |
| $0 \times 2007$ | 1 | $0 \times 400 \mathrm{E}$ |
| $0 \times 4800$ | 0 | $0 \times 4800$ |
| $0 \times 7000$ | 0 | $0 \times 7000$ |
| $0 \times 8000$ | 0 | $0 \times 8000$ |
| $0 \times 900 \mathrm{~A}$ | 0 | $0 \times 900 \mathrm{~A}$ |
| $0 x E 001$ | 2 | $0 \times 8004$ |
| $0 x F F 07$ | 7 | $0 \times 8380$ |

Note: For the word values $0 \times 0000$ and 0xFFFF, the FBCL instruction returns -15 .
As a practical example, assume that block processing is performed on a sequence of data with very low dynamic range stored in 1.15 fractional format. To minimize quantization errors, the data may be scaled up to prevent any quantization loss which may occur as it is processed. The FBCL instruction can be executed on the sample with the largest magnitude to determine the optimal scaling value for processing the data. Note that scaling the data up is performed by left shifting the data. This is demonstrated with the code snippet below.

Example 4-23: Scaling with FBCL

```
    ; assume WO contains the largest absolute value of the data block
    ; assume W4 points to the beginning of the data block
    ; assume the block of data contains BLOCK_SIZE words
    ; determine the exponent to use for scaling
    FBCL WO, W2 ; store exponent in W2
    ; scale the entire data block before processing
    DO #(BLOCK SIZE-1), SCALE
    LAC [W4], A ; move the next data sample to ACCA
    SFTAC A, W2 ; shift ACCA by W2 bits
SCALE:
    SAC A, [W4++] ; store scaled input (overwrite original)
    ; now process the data
    ; (processing block goes here)
```


### 4.17 Normalizing the Accumulator with the FBCL Instruction

The process of scaling a quantized value for its maximum dynamic range is known as normalization (the data in the third column in Table 4-13 contains normalized data). Accumulator normalization is a technique used to ensure that the accumulator is properly aligned before storing data from the accumulator, and the FBCL instruction facilitates this function.

The two 40-bit accumulators each have 8 guard bits from the ACCxU register, which expands the dynamic range of the accumulators from 1.31 to 9.31 , when operating in Super Saturation mode (see Section 4.11.1 "Integer and Fractional Data"). However, even in Super Saturation mode, the Store Rounded Accumulator (SAC.R) instruction only stores 16-bit data (in 1.15 format) from ACCxH, as described in Section 4.12 "Accumulator Usage". Under certain conditions, this may pose a problem.
Proper data alignment for storing the contents of the accumulator may be achieved by scaling the accumulator down if ACCxU is in use, or scaling the accumulator up if all of the ACCxH bits are not being used. To perform such scaling, the FBCL instruction must operate on the ACCxU byte and it must operate on the ACCxH word. If a shift is required, the ALU's 40-bit shifter is employed, using the SFTAC instruction to perform the scaling. Example 4-24 contains a code snippet for accumulator normalization.

Example 4-24: Normalizing with FBCL

```
; assume an operation in ACCA has just completed (SR intact)
; assume the processor is in super saturation mode
; assume ACCAH is defined to be the address of ACCAH (0x24)
    MOV #ACCAH, W5 ; W5 points to ACCAH
    BRA OA, FBCL_GUARD ; if overflow we right shift
FBCL_HI:
    FBCL [W5], W0 ; extract exponent for left shift
    BRA SHIFT_ACC ; branch to the shift
FBCL_GUARD:
    FBCL [++W5], W0 ; extract exponent for right shift
    ADD.B W0, #15, w0 ; adjust the sign for right shift
SHIFT_ACC:
    SFTAC A, W0 ; shift ACCA to normalize
```

NOTES:

## Section 5. Instruction Descriptions

## HIGHLIGHTS

This section of the manual contains the following major topics:
5.1 Instruction Symbols ..... 5-2
5.2 Instruction Encoding Field Descriptors Introduction ..... 5-2
5.3 Instruction Description Example ..... 5-6
5.4 Instruction Descriptions ..... 5-7

### 5.1 Instruction Symbols

All the symbols used in Section 5.4 "Instruction Descriptions" are listed in Table 1-2.
5.2 Instruction Encoding Field Descriptors Introduction

All instruction encoding field descriptors used in Section 5.4 "Instruction Descriptions" are shown in Table 5-2 through Table 5-12.

Table 5-1: Instruction Encoding Field Descriptors


Table 5-2: $\quad$ Addressing Modes for Ws Source Register

| ppp | Addressing Mode | Source Operand |
| :--- | :--- | :--- |
| 000 | Register Direct | Ws |
| 001 | Indirect | $[\mathrm{Ws}]$ |
| 010 | Indirect with Post-Decrement | $[\mathrm{Ws}--]$ |
| 011 | Indirect with Post-Increment | $[\mathrm{Ws}++]$ |
| 100 | Indirect with Pre-Decrement | $[--\mathrm{Ws}]$ |
| 101 | Indirect with Pre-Increment | $[++\mathrm{Ws}]$ |
| 11 x | Unused |  |

Table 5-3: $\quad$ Addressing Modes for Wd Destination Register

| qqq | Addressing Mode | Destination Operand |
| :--- | :--- | :--- |
| 000 | Register Direct | Wd |
| 001 | Indirect | $[\mathrm{Wd}]$ |
| 010 | Indirect with Post-Decrement | $[\mathrm{Wd}--]$ |
| 011 | Indirect with Post-Increment | $[\mathrm{Wd}++]$ |
| 100 | Indirect with Pre-Decrement | $[--\mathrm{Wd}]$ |
| 101 | Indirect with Pre-Increment | $[++\mathrm{Wd}]$ |
| 11 x | Unused (an attempt to use this Addressing mode will force a RESET instruction) |  |

Table 5-4: Offset Addressing Modes for Ws Source Register (with Register Offset)

| ggg | Addressing Mode | Source Operand |
| :--- | :--- | :--- |
| 000 | Register Direct | Ws |
| 001 | Indirect | $[\mathrm{Ws}]$ |
| 010 | Indirect with Post-Decrement | $[\mathrm{Ws}--]$ |
| 011 | Indirect with Post-Increment | $[\mathrm{Ws}++]$ |
| 100 | Indirect with Pre-Decrement | $[--\mathrm{Ws}]$ |
| 101 | Indirect with Pre-Increment | $[++\mathrm{Ws}]$ |
| 11 x | Indirect with Register Offset | $[\mathrm{Ws}+\mathrm{Wb}]$ |

Table 5-5: Offset Addressing Modes for Wd Destination Register (with Register Offset)

| hhh | Addressing Mode | Source Operand |
| :--- | :--- | :--- |
| 000 | Register Direct | Wd |
| 001 | Indirect | $[\mathrm{Wd}]$ |
| 010 | Indirect with Post-Decrement | $[\mathrm{Wd}--]$ |
| 011 | Indirect with Post-Increment | $[\mathrm{Wd}++]$ |
| 100 | Indirect with Pre-Decrement | $[-\mathrm{Wd}]$ |
| 101 | Indirect with Pre-Increment | $[++\mathrm{Wd}]$ |
| 11 x | Indirect with Register Offset | $[\mathrm{Wd}+\mathrm{Wb}]$ |

## dsPIC30F/33F Programmer's Reference Manual

Table 5-6: X Data Space Prefetch Operation

| iiii | Operation |
| :---: | :---: |
| 0000 | Wxd = [W8] |
| 0001 | $\mathrm{Wxd}=[\mathrm{W} 8], \mathrm{W} 8=\mathrm{W} 8+2$ |
| 0010 | $W \times d=[W 8], W 8=W 8+4$ |
| 0011 | $\mathrm{Wxd}=[\mathrm{W} 8$ ], W8 = W8 + 6 |
| 0100 | No Prefetch for X Data Space |
| 0101 | Wxd = [W8], W8 = W8-6 |
| 0110 | $W \times d=[W 8], W 8=W 8-4$ |
| 0111 | $\mathrm{Wxd}=[\mathrm{W} 8], \mathrm{W} 8=\mathrm{W} 8-2$ |
| 1000 | Wxd = [W9] |
| 1001 | $W \times \mathrm{l}=[\mathrm{W} 9], \mathrm{W} 9=\mathrm{W} 9+2$ |
| 1010 | $\mathrm{W} \times \mathrm{d}=[\mathrm{W} 9], \mathrm{W} 9=\mathrm{W} 9+4$ |
| 1011 | $W \times d=[W 9], W 9=W 9+6$ |
| 1100 | $\mathrm{Wxd}=[\mathrm{W} 9+\mathrm{W} 12]$ |
| 1101 | $\mathrm{Wxd}=[\mathrm{W} 9], \mathrm{W} 9=\mathrm{W} 9-6$ |
| 1110 | $W \times \mathrm{l}=[\mathrm{W} 9], \mathrm{W} 9=\mathrm{W} 9-4$ |
| 1111 | Wxd = [W9], W9 = W9 - 2 |

Table 5-7: $\quad X$ Data Space Prefetch Destination

| $\mathbf{x x}$ | W4 |
| :--- | :--- |
| 00 | W5 |
| 01 | W6 |
| 10 | W7 |
| 11 |  |

Table 5-8: Y Data Space Prefetch Operation

| jjjj | Operation |
| :---: | :---: |
| 0000 | Wyd = [W10] |
| 0001 | $\mathrm{Wyd}=[\mathrm{W} 10], \mathrm{W} 10=\mathrm{W} 10+2$ |
| 0010 | $\mathrm{Wyd}=[\mathrm{W} 10], \mathrm{W} 10=\mathrm{W} 10+4$ |
| 0011 | $\mathrm{Wyd}=$ [W10], W10 = W10 + 6 |
| 0100 | No Prefetch for Y Data Space |
| 0101 | Wyd = [W10], W10 = W10-6 |
| 0110 | Wyd $=$ [W10], W10 $=\mathrm{W} 10-4$ |
| 0111 | $\mathrm{Wyd}=[\mathrm{W} 10], \mathrm{W} 10=\mathrm{W} 10-2$ |
| 1000 | Wyd = [W11] |
| 1001 | Wyd = [W11], W11 = W11 + 2 |
| 1010 | $\mathrm{Wyd}=[\mathrm{W} 11], \mathrm{W} 11=\mathrm{W} 11+4$ |
| 1011 | $\mathrm{Wyd}=[\mathrm{W} 11], \mathrm{W} 11=\mathrm{W} 11+6$ |
| 1100 | Wyd = [W11 + W12] |
| 1101 | $\mathrm{Wyd}=[\mathrm{W} 11], \mathrm{W} 11=\mathrm{W} 11-6$ |
| 1110 | $\mathrm{Wyd}=$ [W11], W11 $=\mathrm{W} 11-4$ |
| 1111 | $\mathrm{Wyd}=[\mathrm{W} 11], \mathrm{W} 11=\mathrm{W} 11-2$ |

Table 5-9: $\quad$ Y Data Space Prefetch Destination

| yy | Wyd |
| :--- | :--- |
| 00 | W4 |
| 01 | W5 |
| 10 | W6 |
| 11 | W7 |

Table 5-10: MAC or MPY Source Operands (Same Working Register)

| mm | $\quad$ Multiplicands |
| :--- | :--- |
| 00 | W4 * W4 |
| 01 | W5 * W5 |
| 10 | W6 * W6 |
| 11 | W7 * W7 |

Table 5-11: MAC or MPY Source Operands (Different Working Register)

| mmm | $\quad$ Multiplicands |
| :--- | :--- |
| 000 | W4 * W5 |
| 001 | W4 * W6 |
| 010 | W4 * W7 |
| 011 | Invalid |
| 100 | W5 * W6 |
| 101 | W5 * W7 |
| 110 | W6 * W7 |
| 111 | Invalid |

Table 5-12: MAC Accumulator Write Back Selection

| aa | Write Back Selection |
| :--- | :--- |
| 00 | W13 = Other Accumulator (Direct Addressing) |
| 01 | [W13] + = 2 = Other Accumulator (Indirect Addressing with Post-Increment) |
| 10 | No Write Back |
| 11 | Invalid |

### 5.3 Instruction Description Example

The example description below is for the fictitious instruction FOO. The following example instruction was created to demonstrate how the table fields (syntax, operands, operation, etc.) are used to describe the instructions presented in Section 5.4 "Instruction Descriptions".

FOO
The Header field summarizes what the instruction does

Operands: The Operands field describes the set of values which each of the operands may take. Operands may be accumulator registers, file registers, literal constants (signed or unsigned), or working registers.

Operation: The Operation field summarizes the operation performed by the instruction.

Status Affected: The Status Affected field describes which bits of the STATUS Register are affected by the instruction. Status bits are listed by bit position in descending order.

Encoding: The Encoding field shows how the instruction is bit encoded. Individual bit fields are explained in the Description field, and complete encoding details are provided in Table 5.2.

Description: The Description field describes in detail the operation performed by the instruction. A key for the encoding bits is also provided.

Words: $\quad$ The Words field contains the number of program words that are used to store the instruction in memory.

Cycles: The Cycles field contains the number of instruction cycles that are required to execute the instruction.

Examples: The Examples field contains examples that demonstrate how the instruction operates. "Before" and "After" register snapshots are provided, which allow the user to clearly understand what operation the instruction performs.

ADD
Syntax:
\{label:\} $\operatorname{ADD}\{. B\} \quad \mathrm{f}$
\{,WREG\}

Operands: $\quad f \in[0 \ldots 8191]$
Operation: $\quad(\mathrm{f})+($ WREG $) \rightarrow$ destination designated by D
Status Affected:
Encoding:
Description:
DC, N, OV, Z, C

| 1011 | 0100 | OBDf | ffff | ffff | ffff |
| :---: | :---: | :---: | :---: | :---: | :---: |

Add the contents of the default working register WREG to the contents of
the file register, and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The ' $B$ ' bit selects byte or word operation ('0' for word, ' 1 ' for byte). The ' $D$ ' bit selects the destination (' 0 ' for WREG, ' 1 ' for file register). The ' $f$ ' bits select the address of the file register.

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
2: The WREG is set to working register WO.
Words: 1
Cycles: 1

Example 1: ADD.B RAM100 ; Add WREG to RAM100 (Byte mode)

| Before <br> Instruction |  |
| ---: | ---: |
| WREG | CC80 |
| RAM100 | FFC0 |
|  | 0000 |
|  |  |

Example 2: ADD RAM200, WREG ; Add RAM200 to WREG (Word mode)

| Before Instruction |  | After Instruction |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| WREG | CC80 | WREG | CC40 |  |
| RAM200 | FFC0 | RAM200 | FFC0 |  |
| SR | 0000 | SR | 0001 | $(\mathrm{C}=1)$ |

ADD
Syntax: $\{$ label: $\} \quad \operatorname{ADD}\{. B\} \quad$ \#lit10, $W n$

Operands: lit10 $\in[0 \ldots 255]$ for byte operation lit10 $\in[0$... 1023] for word operation
$\mathrm{Wn} \in[\mathrm{W} 0 \ldots \mathrm{~W} 15]$
Operation: $\quad \operatorname{lit} 10+(\mathrm{Wn}) \rightarrow \mathrm{Wn}$
Status Affected:
DC, N, OV, Z, C
Encoding:
Description:

## Add Literal to Wn

| 1011 | 0000 | $0 B k k$ | $k k k k$ | $k k k k$ | dddd |
| :---: | :---: | :---: | :---: | :---: | :---: |

Add the 10-bit unsigned literal operand to the contents of the working register Wn , and place the result back into the working register Wn .
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $k$ ' bits specify the literal operand.
The ' $d$ ' bits select the address of the working register.
Note 1: The extension. B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.
2: For byte operations, the literal must be specified as an unsigned value [0:255]. See Section 4.6 "Using 10-bit Literal Operands" for information on using 10-bit literal operands in Byte mode.
Words: 1
Cycles: 1

Example 1: ADD.B \#0xFF, W7 ; Add -1 to W7 (Byte mode)

Example 2: ADD \#0xFF, W1 ; Add 255 to W1 (Word mode)

Before
Instruction

| W7 | 12C0 |
| :---: | :---: |
| SR | 0000 |

Before
Instruction

| Before <br> Instruction |  |
| :--- | ---: |
| W1 | 12 CO |
|  | 0000 |
|  |  |

After
Instruction

| W7 | 12BF |  |
| :---: | :---: | :---: |
| SR | 0009 | ( $\mathrm{N}, \mathrm{C}=1$ ) |

After
Instruction

| W1 | 13BF |
| :---: | :---: |
| SR | 0000 |



Add Wb to Short Literal
Syntax:
\{label: $\quad$ ADD $\{. B\} \quad \mathrm{Wb}, \quad$ \#lit5

Wd
[Wd]
[Wd++]
[Wd--]
[++Wd]
[--Wd]

Operands: $\quad \mathrm{Wb} \in[\mathrm{W} 0 \ldots \mathrm{~W} 15]$
lit5 $\in[0$... 31]
Wd $\in$ [W0 ... W15]
Operation:
$(\mathrm{Wb})+$ lit5 $\rightarrow \mathrm{Wd}$
Status Affected:
Encoding:
Description:
DC, N, OV, Z, C

| 0100 | 0www | wBqq | qddd | d11k | kkkk |
| :---: | :---: | :---: | :---: | :---: | :---: |

Add the contents of the base register Wb to the 5 -bit unsigned short literal
operand, and place the result in the destination register Wd. Register direct addressing must be used for Wb. Either register direct or indirect addressing may be used for Wd.

The ' $w$ ' bits select the address of the base register.
The ' $B$ ' bit selects byte or word operation ('0' for word, ' 1 ' for byte).
The ' $q$ ' bits select the destination Address mode.
The ' $d$ ' bits select the destination register.
The ' $k$ ' bits provide the literal operand, a five-bit integer number.
Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
Words: 1
Cycles: 1

Example 1: ADD.B

Before
Instruction

| W0 | 2290 |
| :---: | :---: |
| W7 | 12C0 |
| SR | 0000 |

W0, \#0x1F, W7 ; Add W0 and 31 (Byte mode) ; Store the result in $\mathrm{W7}$

| Before Instruction |  | After Instruction |  |
| :---: | :---: | :---: | :---: |
| W3 | 6006 | W3 | 6006 |
| W4 | 1000 | W4 | 0FFE |
| Data 0FFE | DDEE | Data 0FFE | 600C |
| Data 1000 | DDEE | Data 1000 | DDEE |
| SR | 0000 | SR | 0000 |

Example 2:
ADD

Before
Instruction

W3, \#0x6, [--W4] ; Add W3 and 6 (Word mode) ; Store the result in [--W4]

ADD

## Add Wb to Ws

Syntax:

| $\{$ label: $\}$ | ADD $\{. \mathrm{B}\}$ | Wb, | Ws, | Wd |
| :--- | :--- | :--- | :--- | :--- |
|  |  | $[\mathrm{Ws}]$, | $[\mathrm{Wd}]$ |  |
|  |  | $[\mathrm{Ws}++]$, | $[\mathrm{Wd}++]$ |  |
|  |  |  | $[\mathrm{Ws}-\mathrm{-}]$ | $[\mathrm{Wd}--]$ |
|  |  |  | $[+\mathrm{Ws}]$, | $[++\mathrm{Wd}]$ |
|  |  |  | $[-\mathrm{Ws}]$, | $[-\mathrm{Wd}]$ |


| Operands: | $\mathrm{Wb} \in[\mathrm{W} 0 . . \mathrm{W} 15]$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Ws $\in$ [W0 ... W15] |  |  |  |  |  |
|  | Wd $\in$ [W0 ... W15] |  |  |  |  |  |
| Operation: | $(\mathrm{Wb})+(\mathrm{Ws}) \rightarrow \mathrm{Wd}$ |  |  |  |  |  |
| Status Affected: | DC, N, OV, Z, C |  |  |  |  |  |
| Encoding: | 0100 | 0www | wBqq | qddd | dppp | ssss |

Add the contents of the source register Ws and the contents of the base register Wb , and place the result in the destination register Wd. Register direct addressing must be used for Wb. Either register direct or indirect addressing may be used for Ws and Wd.
The ' $w$ ' bits select the address of the base register.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $q$ ' bits select the destination Address mode.
The ' $d$ ' bits select the destination register.
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
Words: 1
Cycles: 1

Example 1: ADD.B W5, W6, W7 ; Add W5 to W6, store result in W7 ; (Byte mode)

| Before |  |
| :---: | :---: |
| W5 | AB00 |
| W6 | 0030 |
| W7 | FFFF |
| SR | 0000 |


| After <br> Instruction |  |
| :--- | ---: |
| W5 | AB00 |
| W6 | 0030 |
|  | FF30 |
| SR | 0000 |
|  |  |

Example 2:
ADD W5, W6, W7
; Add W5 to W6, store result in W7 ; (Word mode)

| Before Instruction |  |
| :---: | :---: |
| W5 | AB00 |
| W6 | 0030 |
| W7 | FFFF |
| SR | 0000 |


| After Instruction |  |
| :---: | :---: |
|  |  |
| W5 | AB00 |
| W6 | 0030 |
| W7 | AB30 |
| SR | 0008 |

ADD
Syntax:
\{label:\} ADD Acc

Operands:
$A c c \in[A, B]$
Operation:
If $(A c c=A)$ :
(ACCA) + (ACCB) $\rightarrow$ ACCA
Else:

$$
(\mathrm{ACCA})+(\mathrm{ACCB}) \rightarrow \mathrm{ACCB}
$$

Status Affected:
Encoding:
Description:

| 1100 | 1011 | A000 | 0000 | 0000 | 0000 |
| :---: | :---: | :---: | :---: | :---: | :---: |

Add the contents of Accumulator A to the contents of Accumulator B and place the result in the selected accumulator. This instruction performs a 40-bit addition.

The ' $A$ ' bit specifies the destination accumulator.
Words: 1
Cycles:
1

Example 1.
A
; Add ACCB to ACCA

Before
Instruction

|  | Instruction |
| ---: | ---: |
| ACCA | 0000223300 |
| ACCB | 0018334558 |
|  | 0000 |

After
Instruction

|  | Instruction |
| ---: | ---: |
| ACCA | 0018557858 |
| ACCB | 0018334558 |
|  | 0000 |

Example 2
ADD

Before


After


## 16-Bit Signed Add to Accumulator

Syntax:

| $\{$ label: $\} \quad$ ADD | Ws, | $\{\#$ Slit4,\} | Acc |  |
| :--- | :--- | :--- | :--- | :--- |
|  | $[\mathrm{Ws}]$, |  |  |  |
|  | $[\mathrm{Ws}++]$, |  |  |  |
|  | $[\mathrm{Ws}--]$ |  |  |  |
|  | $[-\mathrm{Ws}]$, |  |  |  |
|  | $[++\mathrm{Ws}]$, |  |  |  |
|  |  | $[\mathrm{Ws}+\mathrm{Wb}]$, |  |  |

Operands: $\quad$ Ws $\in[$ W0 ... W15]
$\mathrm{Wb} \in[\mathrm{W0} 0 . \mathrm{W} 15]$
Slit4 $\in[-8 \ldots+7]$
$A c c \in[A, B]$
Operation: $\quad$ Shift $_{\text {Slit4 }}($ Extend $(W s))+(A c c) \rightarrow$ Acc
Status Affected:
OA, OB, OAB, SA, SB, SAB
Encoding:
Description:
Add a 16-bit value specified by the source working register to the most significant word of the selected accumulator. The source operand may specify the direct contents of a working register or an effective address. The value specified is added to the most significant word of the accumulator by sign-extending and zero backfilling the source operand prior to the operation. The value added to the accumulator may also be shifted by a 4-bit signed literal before the addition is made.

The ' $A$ ' bit specifies the destination accumulator.
The ' $w$ ' bits specify the offset register Wb.
The ' $r$ ' bits encode the optional shift.
The ' $g$ ' bits select the source Address mode.
The ' $s$ ' bits specify the source register Ws.
Note: Positive values of operand Slit4 represent an arithmetic shift right and negative values of operand Slit4 represent an arithmetic shift left. The contents of the source register are not affected by Slit4.
Words: 1
Cycles: 1

Example 1: ADD W0, \#2, A ; Add wo right-shifted by 2 to ACCA


|  | After <br> Instruction |
| ---: | ---: |
| WO | 8000 |
|  | 0050000000 |
|  |  |
|  |  |

## Section 5. Instruction Descriptions

Example 2: ADD [W5++], A ; Add the effective value of W5 to ACCA
; Post-increment W5

|  | Before <br> Instruction |
| ---: | ---: |
| WCCA | 2000 |
| Data 2000 | 00672345 |
|  | 5000 |
|  | 0000 |


|  | After <br> Instruction |
| ---: | ---: |
| W5 | 2002 |
| ACCA | 0050672345 |
|  | 5000 |
|  | 0000 |
|  |  |

ADDC
Syntax:

Operands: $\quad f \in[0 \ldots 8191]$
Operation:
Status Affected:
Encoding:
Description:
DC, N, OV, Z, C

Add f to WREG with Carry
\{label:\} ADDC\{.B\} f $\{$,WREG $\}$
$(\mathrm{f})+($ WREG $)+(\mathrm{C}) \rightarrow$ destination designated by D

| 1011 | 0100 | 1BDf | ffff | ffff | ffff |
| :---: | :---: | :---: | :---: | :---: | :---: |

Add the contents of the default working register WREG, the contents of the file register and the Carry bit and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The ' $D$ ' bit selects the destination (' 0 ' for WREG, ' 1 ' for file register). The ' $f$ ' bits select the address of the file register.

Note 1: The extension. B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
2: The WREG is set to working register W0.
3: The Z flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear $Z$.
Words: 1

Example 1: ADDC.B RAM100 ; Add WREG and $C$ bit to RAM100 ; (Byte mode)

| Before Instruction |  |  | After Instruction |  |
| :---: | :---: | :---: | :---: | :---: |
| WREG | CC60 |  | WREG | CC60 |
| RAM100 | 8006 |  | RAM100 | 8067 |
| SR | 0001 | (C=1) | SR | 0000 |

Example 2: ADDC RAM200, WREG ; Add RAM200 and $C$ bit to the WREG ; (Word mode)

| Before Instruction |  |  | After Instruction |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| WREG | 5600 |  | WREG | 8A01 |  |
| RAM200 | 3400 |  | RAM200 | 3400 |  |
| SR | 0001 | ( $\mathrm{C}=1$ ) | SR | 000C | ( $\mathrm{N}, \mathrm{OV}=1$ ) |

ADDC
Syntax:

Operands:

Operation:
Status Affected:
Encoding:
Description:

Add Literal to Wn with Carry
\{label:\} ADDC\{.B\} \#lit10, Wn
lit10 $\in[0$... 255] for byte operation lit10 $\in[0$... 1023] for word operation $\mathrm{Wn} \in[\mathrm{W} 0 \ldots \mathrm{~W} 15]$
lit10 $+(W n)+(C) \rightarrow W n$
DC, N, OV, Z, C

| 1011 | 0000 | $1 B k k$ | kkkk | kkkk | dddd |
| :--- | :--- | :--- | :--- | :--- | :--- |

Add the 10-bit unsigned literal operand, the contents of the working register Wn and the Carry bit, and place the result back into the working register Wn.

The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The ' $k$ ' bits specify the literal operand.
The ' $d$ ' bits select the address of the working register.
Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a .w extension to denote a word operation, but it is not required.
2: For byte operations, the literal must be specified as an unsigned value [0:255]. See Section 4.6 "Using 10-bit Literal Operands" for information on using 10-bit literal operands in Byte mode.
3: The $Z$ flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear $Z$.
Words: $\quad 1$
Cycles: 1

Example 1: ADDC.B \#0xFF, W7 ; Add -1 and C bit to W 7 (Byte mode)

| Before |  |  |
| :---: | :---: | :---: |
| Instruction |  |  |
| W7 | 12C0 |  |
| SR | 0000 | $(C=0)$ |

Example 2: ADDC ; Add 255 and C bit to W1 (Word mode)

| Before Instruction |  | ( $\mathrm{C}=1$ ) | After Instruction |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| W1 | 12C0 |  | W1 | 13C0 |
| SR | 0001 |  | SR | 0000 |


| Syntax: | \{label:\} | ADDC\{.B\} | Wb, | \#lit5, | Wd |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | [Wd] |
|  |  |  |  |  | [Wd++] |
|  |  |  |  |  | [Wd--] |
|  |  |  |  |  | [++Wd] |
|  |  |  |  |  | [--Wd] |

Operands: $\quad \mathrm{Wb} \in[\mathrm{W} 0 \ldots \mathrm{~W} 15]$
lit5 $\in[0 \ldots 31]$
$W d \in[W 0 \ldots$ W15]
Operation:
$(\mathrm{Wb})+$ lit5 $+(\mathrm{C}) \rightarrow \mathrm{Wd}$
Status Affected:
DC, N, OV, Z, C
Encoding:
Description:

| 0100 | 1www | wBqq | qddd | d11k | kkkk |
| :---: | :---: | :---: | :---: | :---: | :---: |

Add the contents of the base register Wb , the 5-bit unsigned short literal operand and the Carry bit, and place the result in the destination register Wd. Register direct addressing must be used for Wb. Register direct or indirect addressing may be used for Wd.

The ' $w$ ' bits select the address of the base register.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $q$ ' bits select the destination Address mode.
The 'd' bits select the destination register.
The ' $k$ ' bits provide the literal operand, a five-bit integer number.
Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
2: The $Z$ flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear Z.
Words: $\quad 1$
Cycles: 1

Example 1: ADDC.B W0, \#0x1F, [W7] ; Add W0, 31 and C bit (Byte mode) ; Store the result in [W7]

| Before Instruction |  |  | After Instruction |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| W0 | CC80 |  | W0 | CC80 |  |
| W7 | 12C0 |  | W7 | 12C0 |  |
| Data 12C0 | B000 |  | Data 12C0 | B09F |  |
| SR | 0000 | $(C=0)$ | SR | 0008 | ( $\mathrm{N}=1$ ) |

Example 2: ADDC W3, \#0x6, [--W4] ; Add W3, 6 and C bit (Word mode)
; Store the result in [--W4]


|  | After Instruction |
| :---: | :---: |
| W3 | 6006 |
| W4 | OFFE |
| Data 0FFE | 600D |
| Data 1000 | DDEE |
| SR | 0000 |

## ADDC

## Add Wb to Ws with Carry

Syntax:

| $\{$ label: $\}$ | ADDC $\{. \mathrm{B}\}$ | Wb, | Ws, |
| :--- | :--- | :--- | :--- |
|  |  | Wd |  |
|  |  | $[\mathrm{Ws}]$, | $[\mathrm{Wd}]$ |
|  |  | $[\mathrm{Ws}++]$, | $[\mathrm{Wd}++]$ |
|  |  | $[\mathrm{Ws}--]$, | $[\mathrm{Wd}--]$ |
|  |  | $[++\mathrm{Ws}]$, | $[++\mathrm{Wd}]$ |
|  |  | $[-\mathrm{Ws}]$, | $[--\mathrm{Wd}]$ |

Operands:

Operation:
Status Affected:
Encoding:
Description:
$\mathrm{Wb} \in[\mathrm{W0} 0 . . \mathrm{W} 15]$
Ws $\in$ [W0 ... W15]
Wd $\in$ [W0 ... W15]
$(\mathrm{Wb})+(\mathrm{Ws})+(\mathrm{C}) \rightarrow \mathrm{Wd}$
DC, N, OV, Z, C

| 0100 | 1www | wBqq | qddd | dppp | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Add the contents of the source register Ws, the contents of the base register Wb and the Carry bit, and place the result in the destination register Wd. Register direct addressing must be used for Wb. Either register direct or indirect addressing may be used for Ws and Wd.

The ' $w$ ' bits select the address of the base register.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $q$ ' bits select the destination Address mode.
The ' $d$ ' bits select the destination register.
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . W extension to denote a word operation, but it is not required.
2: The $Z$ flag is "sticky" for $\operatorname{ADDC}, ~ C P B, ~ S U B B$ and SUBBR. These instructions can only clear Z .
Words: $\quad 1$
Cycles: 1

Example 1: ADDC.B $W 0,[W 1++],[W 2++]$; Add $W 0,[W 1]$ and $C$ bit (Byte mode)
; Store the result in [W2]
; Post-increment W1, W2

| Before Instruction |  | After Instruction |  |  |
| :---: | :---: | :---: | :---: | :---: |
| W0 | CC20 |  | W0 | CC20 |
| W1 | 0800 |  | W1 | 0801 |
| W2 | 1000 |  | W2 | 1001 |
| Data 0800 | AB25 |  | Data 0800 | AB25 |
| Data 1000 | FFFF |  | Data 1000 | FF46 |
| SR | 0001 | ( $C=1$ ) | SR | 0000 |

Example 2: $\operatorname{ADDC} \quad W 3,[W 2++],[W 1++] \quad$; Add $W 3,[W 2]$ and $C$ bit (Word mode)
; Store the result in [W1]
; Post-increment W1, W2

| Before Instruction |  |  | After Instruction |  |
| :---: | :---: | :---: | :---: | :---: |
| W1 | 1000 |  | W1 | 1002 |
| W2 | 2000 |  | W2 | 2002 |
| W3 | 0180 |  | W3 | 0180 |
| Data 1000 | 8000 |  | Data 1000 | 2681 |
| Data 2000 | 2500 |  | Data 2000 | 2500 |
| SR | 0001 | ( $\mathrm{C}=1$ ) | SR | 0000 |

AND
AND f and WREG
Syntax:
\{label:\} AND\{.B\} f
\{,WREG\}

Operands: $\quad f \in[0 \ldots 8191]$
Operation:
(f).AND.(WREG) $\rightarrow$ destination designated by D

Status Affected:
Encoding:
Description:
N, Z

| 1011 | 0110 | 0BDf | ffff | ffff | ffff |
| :--- | :--- | :--- | :--- | :--- | :--- |

Compute the logical AND operation of the contents of the default working register WREG and the contents of the file register, and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The ' $D$ ' bit selects the destination (' 0 ' for WREG, ' 1 ' for file register). The ' $f$ ' bits select the address of the file register.

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
2: The WREG is set to working register W0.
Words: $\quad 1$
Cycles: 1

|  | Before <br> Instruction |
| ---: | ---: |
| WREG | CC80 |
| RAM100 | FFC0 |
|  | 0000 |
|  |  |



Example 2: AND RAM200, WREG ; AND RAM200 to WREG (Word mode)

|  | Before <br>  <br> Instruction |
| ---: | ---: |
| WREG | CC80 |
| RAM200 | $12 C 0$ |
|  | 0000 |
|  |  |


| After <br> Instruction |  |
| ---: | ---: |
| WREG | 0080 |
| RAM200 | 12 C 0 |
| SR | 0000 |
|  |  |

AND
Syntax:

Operands:

Operation:
Status Affected:
Encoding:
Description:

## AND Literal and Wd

\{label: $\mathrm{AND}\{. \mathrm{B}\} \quad \#$ lit10, Wn
lit10 $\in[0 \ldots 255]$ for byte operation lit10 $\in[0$... 1023] for word operation $\mathrm{Wn} \in$ [W0 ... W15]
lit10.AND. $(\mathrm{Wn}) \rightarrow \mathrm{Wn}$
N, Z

| 1011 | 0010 | $0 B k k$ | kkkk | kkkk | dddd |
| :---: | :---: | :---: | :---: | :---: | :---: |

Compute the logical AND operation of the 10-bit literal operand and the contents of the working register Wn and place the result back into the working register Wn. Register direct addressing must be used for Wn.

The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $k$ ' bits specify the literal operand.
The ' $d$ ' bits select the address of the working register.
Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
2: For byte operations, the literal must be specified as an unsigned value [0:255]. See Section 4.6 "Using 10-bit Literal Operands" for information on using 10-bit literal operands in Byte mode.
Words: $\quad 1$
Cycles: 1

Example 1: AND.B \#0x83, w7 ; AND 0x83 to W7 (Byte mode)


Example 2:
AND \#0x333, W1

| ; AND $0 \times 333$ to W1 (Word mode) |
| :--- |
| After |
| Instruction |
| W1 0210 |
| SR 0000 |

## AND Wb and Short Literal

Syntax:

| $\{l a b e l:\}$ | AND $\{. \mathrm{B}\}$ | Wb, | \#lit5, |
| :--- | :--- | :--- | :--- |
|  |  | Wd |  |
|  |  |  | $[\mathrm{Wd}]$ |
|  |  |  | $[\mathrm{Wd}++]$ |
|  |  |  | $[\mathrm{Wd}--]$ |
|  |  |  | $[+\mathrm{Wd}]$ |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

Operands: $\quad W b \in[W 0 \ldots$ W15]
lit5 $\in[0 \ldots 31]$
$\mathrm{Wd} \in[\mathrm{W0} 0 . . \mathrm{W} 15]$
Operation: $\quad(\mathrm{Wb}) . A N D . l i t 5 \rightarrow \mathrm{Wd}$
Status Affected:
N, Z
Encoding:
Description:

| 0110 | 0www | wBqq | qddd | d11k | kkkk |
| :---: | :---: | :---: | :---: | :---: | :---: |

Compute the logical AND operation of the contents of the base register Wb and the 5 -bit literal and place the result in the destination register Wd . Register direct addressing must be used for Wb. Either register direct or indirect addressing may be used for Wd.

The ' $w$ ' bits select the address of the base register.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $q$ ' bits select the destination Address mode.
The ' $d$ ' bits select the destination register.
The ' $k$ ' bits provide the literal operand, a five-bit integer number.
Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
Words: $\quad 1$
Cycles: $\quad 1$

Example 1: AND.B $W 0, \# 0 x 3,[W 1++]$; AND $W 0$ and $0 \times 3$ (Byte mode)
; Store to [W1]
; Post-increment W1


Example 2: AND W0,\#0x1F,W1 ; AND W0 and 0x1F (Word mode) ; Store to W1

| Before <br> Instruction |  |
| :--- | ---: |
| W0 | 6723 |
| W1 | 7878 |
| SR | 0000 |
|  |  |


|  | After |
| :--- | :--- |
| Instruction |  |
| W0 | 6723 |
|  | 0003 |
| SR | 0000 |
|  |  |

AND

## And Wb and Ws

Syntax:
\{label:\}
AND\{.B\} Wb

| Ws, | Wd |
| :--- | :--- |
| $[\mathrm{Ws}]$, | $[\mathrm{Wd}]$ |
| $[\mathrm{Ws}++]$, | $[\mathrm{Wd}++]$ |
| $[\mathrm{Ws}--]$, | $[\mathrm{Wd}--]$ |
| $[++\mathrm{Ws}]$, | $[++\mathrm{Wd}]$ |
| $[--\mathrm{Ws}]$, | $[--\mathrm{Wd}]$ |

Operands: $\quad W b \in[W 0 \ldots$ W15]
Ws $\in$ [W0 ... W15]
Wd $\in[W 0 \ldots$... W 15$]$
Operation:
(Wb).AND.(Ws) $\rightarrow$ Wd
Status Affected:
Encoding:
Description:
N, Z

| 0110 | $0 w w w$ | wBqq | qddd | dppp | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Compute the logical AND operation of the contents of the source register Ws and the contents of the base register Wb , and place the result in the destination register Wd. Register direct addressing must be used for Wb. Either register direct or indirect addressing may be used for Ws and Wd.

The ' $w$ ' bits select the address of the base register.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $q$ ' bits select the destination Address mode.
The ' $d$ ' bits select the destination register.
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a .w extension to denote a word operation, but it is not required.

Words: $\quad 1$
Cycles: $\quad 1$

Example 1: AND.B W0, W1 [W2++] ; AND W0 and W1, and
; store to [W2] (Byte mode)
; Post-increment W2

|  | Before <br> Instruction |
| ---: | ---: |
| W0 | AA55 |
| W1 | 2211 |
| W2 | 1001 |
|  | FFFF |
|  |  |
|  |  |
|  |  |


|  | After |
| ---: | ---: | ---: |
| Instruction |  |
| W0 | AA55 |
|  | 2211 |
|  | 1002 |
| Data 1000 | 11 FF |
|  | 0000 |

## Section 5. Instruction Descriptions

Example 2: AND W0, [W1++], W2 ; AND W0 and [W1], and
; store to W2 (Word mode)
; Post-increment W1

|  | Before <br> Instruction |
| :---: | :---: |
| W0 | AA55 |
| W1 | 1000 |
| W2 | 55AA |
| Data 1000 | 2634 |
| SR | 0000 |


|  | After <br> Instruction |
| ---: | ---: | ---: |
| W0 | AA55 |
|  | 1002 |
| Wata 1000 | 2214 |
| WR | 2634 |
|  | 0000 |

ASR
Arithmetic Shift Right f
Syntax:
\{label:\} ASR\{.B\} f $\{$,WREG $\}$

Operands: $\quad f \in[0 \ldots 8191]$
Operation: $\quad$ For byte operation:
( $\mathrm{f}<7>$ ) $\rightarrow$ Dest $<7>$
( $\mathrm{f}<7>$ ) $\rightarrow$ Dest<6>
(f<6:1>) $\rightarrow$ Dest<5:0>
( $\mathrm{f}<0>$ ) $\rightarrow \mathrm{C}$
For word operation:
(f<15>) $\rightarrow$ Dest<15>
(f<15>) $\rightarrow$ Dest<14>
(f<14:1>) $\rightarrow$ Dest<13:0>
(f<0>) $\rightarrow \mathrm{C}$


Status Affected:
Encoding:
Description:
N, Z, C

| 1101 | 0101 | $1 B D f$ | ffff | ffff | ffff |
| :---: | :---: | :---: | :---: | :---: | :---: |

Shift the contents of the file register one bit to the right and place the result in the destination register. The Least Significant bit of the file register is shifted into the Carry bit of the STATUS Register. After the shift is performed, the result is sign-extended. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The ' $B$ ' bit selects byte or word operation ('0' for word, ' 1 ' for byte).
The ' $D$ ' bit selects the destination (' 0 ' for WREG, ' 1 ' for file register).
The ' $f$ ' bits select the address of the file register.
Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
2: The WREG is set to working register WO.
Words: 1
Cycles: 1

Example 1: ASR.B RAM400, WREG ; ASR RAM400 and store to WREG
; (Byte mode)

|  | Before <br>  <br> Instruction |
| ---: | ---: |
| WREG | 0600 |
| RAM400 | 0823 |
|  | 0000 |
|  |  |


| After Instruction |  |  |
| :---: | :---: | :---: |
|  |  |  |
| WREG | 0611 |  |
| RAM400 | 0823 |  |
| SR | 0001 | $(\mathrm{C}=1)$ |

Example 2: ASR RAM200
; ASR RAM200 (Word mode)

| Before <br> Instruction |  |
| ---: | ---: |
| RAM200 | 8009 |
| SR | 0000 |


| After Instruction |  |  |
| :---: | :---: | :---: |
|  |  |  |
| RAM200 | C004 |  |
| SR | 0009 | ( $\mathrm{N}, \mathrm{C}=1$ ) |

Syntax.
Syntax:
\{label:\} $\operatorname{ASR}\{. B\} \quad$ Ws $\quad$ Wd
[Ws], [Wd]
[Ws++], [Wd++]
[Ws--], [Wd--]
[++Ws], [++Wd]
[--Ws], [--Wd]

Operands:
Ws $\in$ [W0 ... W15]
$\mathrm{Wd} \in[\mathrm{W0} 0 . . \mathrm{W} 15]$
Operation: For byte operation:
(Ws<7>) $\rightarrow$ Wd<7>
$(\mathrm{Ws}<7>) \rightarrow \mathrm{Wd}<6>$
(Ws<6:1>) $\rightarrow \mathrm{Wd}<5: 0>$
(Ws<0>) $\rightarrow$ C
For word operation:
(Ws<15>) $\rightarrow$ Wd<15>
(Ws<15>) $\rightarrow \mathrm{Wd<14>}$
(Ws<14:1>) $\rightarrow$ Wd<13:0>
$(\mathrm{Ws}<0>) \rightarrow \mathrm{C}$


Status Affected:
Encoding:
Description:

- 1

Cycles: 1
1

N, Z, C

| 1101 | 0001 | 1Bqq | qddd | dppp | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Shift the contents of the source register Ws one bit to the right and place the result in the destination register Wd. The Least Significant bit of Ws is shifted into the Carry bit of the STATUS register. After the shift is performed, the result is sign-extended. Either register direct or indirect addressing may be used for Ws and Wd.

The ' B ' bit selects byte or word operation ('0' for word, ' 1 ' for byte).
The ' $q$ ' bits select the destination Address mode.
The ' $d$ ' bits select the destination register.
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a .w extension to denote a word operation, but it is not required.

Example 1: ASR.B [W0++], [W1++] ; ASR [W0] and store to [W1]
; Post-increment W0 and W1

|  | Before <br> Instruction |
| ---: | ---: |
| W0 | 0600 |
| W1 | 0801 |
| Data 600 | 2366 |
| Data 800 | FFC0 |
|  | 0000 |

Example 2: ASR W12, W13
Example 2: ASR W12, W13

Before
Instruction

| Before Instruction |  |
| :---: | :---: |
| W12 | AB01 |
| W13 | 0322 |
| SR | 0000 |

After Instruction

| W0 | 0601 |
| ---: | ---: |
|  | 0802 |
| Data 600 | 2366 |
| Data 800 | $33 C 0$ |
|  | 0000 |

; ASR W12 and store to W13 (Word mode)

After
Instruction

| W12 | AB01 |
| ---: | ---: |
|  |  |
| W13 | D580 |
| SR | 0009 |
|  |  |



ASR

## Arithmetic Shift Right by Wns

Syntax:

Operands:

Operation:

Status Affected:
Encoding:
Description:
\{label:\}
$\mathrm{Wb} \in[\mathrm{W} 0 \ldots \mathrm{~W} 15]$
Wns $\in$ [W0 ...W15]
Wnd $\in$ [W0 ... W15]
Wns $<3: 0>\rightarrow$ Shift_Val
Wb<15> $\rightarrow$ Wnd<15:15-Shift_Val + 1>
Wb<15:Shift_Val> $\rightarrow$ Wnd<15-Shift_Val:0>
N, Z

| 1101 | 1110 | 1 www | wddd | d000 | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Arithmetic shift right the contents of the source register Wb by the 4 Least Significant bits of Wns (up to 15 positions) and store the result in the destination register Wnd. After the shift is performed, the result is sign-extended. Direct addressing must be used for Wb, Wns and Wnd.

The ' $w$ ' bits select the address of the base register.
The ' $d$ ' bits select the destination register.
The ' $s$ ' bits select the source register.
Note 1: This instruction operates in Word mode only.
2: If Wns is greater than $15, \mathrm{Wnd}=0 \times 0$ if Wb is positive, and Wnd $=0 x F F F F$ if Wb is negative.
Words: 1
Cycles: 1

Example 1:
ASR W0, W5, W6
Before

|  | Instruction |
| :--- | ---: |
| W0 | 80 FF |
| W5 | 0004 |
| W6 | 2633 |
| SR | 0000 |
|  |  |

Example 2: ASR W0, W5, W6
Before
Instruction

|  | W0 |
| :--- | ---: |
|  | 6688 |
|  | $000 A$ |
| W6 | FF00 |
| SR | 0000 |
|  |  |

Example 3: ASR W11, W12, W13
Before

| Instruction <br> In |  |
| ---: | ---: |
| W11 | 8765 |
| W12 | 88 E 4 |
| W13 | A5A5 |
| SR | 0000 |

; ASR W0 by W5 and store to W6
After Instruction

|  | W0 |
| :--- | ---: |
|  | 80 FF |
|  | 0004 |
| W6 | F 80 F |
|  | 0000 |
|  |  |


| After Instruction |  |
| :---: | :---: |
| W0 | 6688 |
| W5 | 000A |
| W6 | 0019 |
| SR | 0000 |


| After Instruction |  |  |
| :---: | :---: | :---: |
|  |  |  |
| W11 | 8765 |  |
| W12 | 88E4 |  |
| W13 | F876 |  |
| SR | 0008 | $(\mathrm{N}=1)$ |

## BCLR

Syntax: $\quad\{$ label: $\} \quad B C L R\{. B\} \quad$ f, $\quad$ \#bit4

Operands: $\quad f \in[0 \ldots 8191]$ for byte operation $f \in[0 \ldots 8190]$ (even only) for word operation bit $4 \in[0 \ldots 7]$ for byte operation bit4 $\in[0$... 15] for byte operation

Operation: $\quad 0 \rightarrow \mathrm{f}<$ bit4>
Status Affected:
None
Encoding:
Description:
Bit Clear f
\{label: $3 \quad B C L R\{. B\} \quad$ f, $\quad$ \#bit4

| 1010 | 1001 | bbbf | ffff | ffff | fffb |
| :--- | :--- | :--- | :--- | :--- | :--- |

Clear the bit in the file register f specified by 'bit4'. Bit numbering begins with the Least Significant bit (bit 0) and advances to the Most Significant bit (bit 7 for byte operations, bit 15 for word operations).

The 'b' bits select value bit4 of the bit position to be cleared. The ' $f$ ' bits select the address of the file register.

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
2: When this instruction operates in Word mode, the file register address must be word-aligned.
3: When this instruction operates in Byte mode, 'bit4' must be between 0 and 7 .
Words: $\quad 1$
Cycles: 1

Example 1: BCLR.B 0x800, \#0x7 ; Clear bit 7 in $0 \times 800$


Example 2: BCLR $0 \times 400, \# 0 x 9 \quad$; Clear bit 9 in $0 \times 400$

|  | Before <br> Instruction |
| ---: | ---: |
| Data 0400 | AA55 |
| SR | 0000 |

BCLR
Bit Clear in Ws

| Syntax: | \{label:\} | BCLR\{.B\} | Ws, <br> [Ws], <br> [Ws++], <br> [Ws--], <br> [++Ws], <br> [--Ws], | bit4 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\begin{aligned} & \text { Ws } \in[W \\ & \text { bit } 4 \in[0 \\ & \text { bit } 4 \in[0 \end{aligned}$ | .. W15] <br> 7] for byte <br> 15] for word | eration peration |  |  |  |
| Operation: | $0 \rightarrow$ Ws | it4> |  |  |  |  |
| Status Affected: | None |  |  |  |  |  |
| Encoding: | 1010 | 0001 | b.b.b | 0B00 | 0ppp | ssss |

Description: Clear the bit in register Ws specified by 'bit4'. Bit numbering begins with the Least Significant bit (bit 0) and advances to the Most Significant bit (bit 7 for byte operations, bit 15 for word operations). Register direct or indirect addressing may be used for Ws.

The 'b' bits select value bit4 of the bit position to be cleared.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $s$ ' bits select the source/destination register.
The ' $p$ ' bits select the source Address mode.
Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
2: When this instruction operates in Word mode, the source register address must be word-aligned.
3: When this instruction operates in Byte mode, 'bit4' must be between 0 and 7 .
Words: 1
Cycles: 1

Before Instruction

| W2 | F234 |
| :---: | :---: |
| SR | 0000 |

After
Instruction

| $W 2$ | $F 230$ |
| :--- | ---: |
|  |  |

Example 2: BCLR [W0++], \#0x0 ; Clear bit 0 in [W0]
; Post-increment wo

|  | After <br> Instruction |
| ---: | ---: |
| WO | 2302 |
| Data 2300 | 5606 |
|  | 0000 |



## Computed Branch

Syntax:

| Operands: | $\mathrm{Wn} \in[\mathrm{WO} \ldots \mathrm{W} 15]$ |
| :--- | :--- |
| Operation: | $(\mathrm{PC}+2)+\left(2^{*} \mathrm{Wn}\right) \rightarrow \mathrm{PC}$ |
|  | NOP $\rightarrow$ Instruction Register |

Status Affected:
Encoding:
Description:
\{label:\} BRA Wn

None

| 0000 | 0001 | 0110 | 0000 | 0000 | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

The program branches unconditionally, relative to the next PC. The offset of the branch is the sign-extended 17-bit value ( 2 * Wn ), which supports branches up to 32 K instructions forward or backward. After this instruction executes, the new PC will be $(\mathrm{PC}+2)+2$ * Wn , since the PC will have incremented to fetch the next instruction.

The ' $s$ ' bits select the source register.
Words: $\quad 1$
Cycles: 2

Example 1: 002000 HERE: BRA W7 ; Branch forward ( $2+2$ *W7)
002002 . . .

002108
00210A TABLE7:
00210C

|  | Before <br> Instruction |
| ---: | ---: |
| PC | 002000 |
|  | 0084 |
| SR | 0000 |
|  |  |


|  | $c$ <br> After <br> Instruction |
| ---: | ---: |
| PC | 00210 A |
| W7 | 0084 |
|  | 0000 |
|  |  |

## BRA C

Branch if Carry


Status Affected: None
Encoding:
Description:

| 0011 | 0001 | nnnn | nnnn | nnnn | nnnn |
| :---: | :---: | :---: | :---: | :---: | :---: |

If the Carry flag bit is ' 1 ', then the program will branch relative to the next PC. The offset of the branch is the two's complement number ' 2 * Slit16', which supports branches up to 32 K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute address or expression.

If the branch is taken, the new address will be $(\mathrm{PC}+2)+2$ * Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The ' $n$ ' bits are a 16-bit signed literal that specify the offset from (PC + 2) in instruction words.
Words: $\quad 1$
Cycles: $\quad 1$ (2 if branch taken)


|  | Before <br> Instruction |
| :--- | ---: |
|  | 002000 |
| SR | 0000 |
|  |  |


|  | After <br> Instruction |
| :--- | ---: |
|  | 002002 |
| SR | 0000 |
|  |  |


| Example 3: | 006230 HERE: | BRA C, CARRY | If C is set, branch to CARRY |
| :---: | :---: | :---: | :---: |
|  | 006232 NO_C: |  | Otherwise... continue |
|  | 006234 | . . |  |
|  | 006236 | GOTO THERE |  |
|  | 006238 CARRY: | . . . |  |
|  | 00623A | . . |  |
|  | 00623C THERE: |  |  |
|  | 00623E |  |  |

Before
Instruction

| PC | 006230 |
| :--- | ---: |
|  | 0001 |
|  | $(C=1)$ |

After

| Instruction |  |
| :--- | ---: |
| PC | 006238 |
|  | 0001 |
|  |  |

Example 4: 006230 START:
006234 CARRY: …
006236 ...
006238 ...
00623A ...
00623C HERE: BRA C, CARRY ; If $C$ is set, branch to CARRY
00623E ... ; Otherwise... continue

Before


After

| After Instruction |  |
| :---: | :---: |
| PC | 006234 |
| SR | 0001 |


| Syntax: | \{label: $\}$ | BRA | GE, | Expr |
| :---: | :---: | :---: | :---: | :---: |
| Operands: | Expr may be a label, absolute address or expression. Expr is resolved by the linker to a Slit16, where Slit16 $\in[-32768 \ldots+32767]$. |  |  |  |
| Operation: | Condition $=(\mathrm{N} \& \& \mathrm{OV}) \\|(!\mathrm{N} \& \&!\mathrm{OV})$ If (Condition) $(\mathrm{PC}+2)+2 \text { * Slit16 } \rightarrow \mathrm{PC}$ <br> NOP $\rightarrow$ Instruction Register |  |  |  |

Status Affected:
Encoding:
Description:

None

| 0011 | 1101 | nnnn | nnnn | nnnn | nnnn |
| :--- | :--- | :--- | :--- | :--- | :--- |

If the logical expression (N\&\&OV)||(!N\&\&!OV) is true, then the program will branch relative to the next PC. The offset of the branch is the two's complement number ' 2 * Slit16', which supports branches up to 32 K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 * Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The ' $n$ ' bits are a 16-bit signed literal that specify the offset from (PC + 2) in instruction words.

Note: The assembler will convert the specified label into the offset to be used.
Words: $\quad 1$
Cycles: $\quad 1$ (2 if branch taken)
Example 1: 007600 LOOP:
007602 . . .
007604 . . .

007606 . . .
007608 HERE: BRA GE, LOOP ; If GE, branch to LOOP
00760A NO_GE: . . . ; Otherwise... continue

Before

|  | Instruction |
| :--- | ---: |
|  | 007608 |
|  | 0000 |


|  | $c$ <br> After <br> Instruction |
| :--- | ---: |
|  | 007600 |
|  | 0000 |
|  |  |

Example 2: 007600 LOOP:
007602
007604
007606
007608 HERE: BRA GE, LOOP ; If GE, branch to LOOP
00760A NO_GE: . . . ; Otherwise... continue
Before
Instruction

|  | 007608 |
| :--- | ---: |
|  | 0008 |
|  |  |

> After

## Branch if Unsigned Greater Than or Equal



| BeforeInstruction |  |
| :---: | :---: |
|  |  |
| PC | 002000 |
| SR | 0001 |

BRA GT
Syntax:

Operands:

Operation:
\{label:\}
BRA

Expr may be a label, absolute address or expression.
Expr is resolved by the linker to a Slit16, where
Slit16 $\in[-32768 \ldots+32767]$.
Condition $=(!Z \& \& N \& \& O V)| |(!Z \& \&!N \& \&!O V)$ If (Condition)
(PC + 2) + 2 * Slit16 $\rightarrow$ PC
NOP $\rightarrow$ Instruction Register
Status Affected:
Encoding:
Description:
None

| 0011 | 1100 | nnnn | nnnn | nnnn | nnnn |
| :--- | :--- | :--- | :--- | :--- | :---: |

If the logical expression (!Z\&\&N\&\&OV)||(!Z\&\&!N\&\&!OV) is true, then the
program will branch relative to the next PC. The offset of the branch is the two's complement number '2 * Slit16', which supports branches up to 32K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 * Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The ' $n$ ' bits are a 16-bit signed literal that specify the offset from (PC +2 ) in instruction words.

Words: $\quad 1$
Cycles: $\quad 1$ (2 if branch taken)

| Example 1: | 002000 HERE : | BRA GT, BYPASS | ; If GT, branch to BYPASS |
| :---: | :---: | :---: | :---: |
|  | 002002 NO_GT : | - . . | ; Otherwise... continue |
|  | 002004 | . . . |  |
|  | 002006 | - • - |  |
|  | 002008 | - . |  |
|  | 00200 A | GOTO THERE |  |
|  | 00200 C BYPASS : | - . . |  |
|  | 00200 E |  |  |


| BeforeInstruction |  |
| :---: | :---: |
|  |  |
| PC | 002000 |
| SR | 0001 |


| After Instruction |  |
| :---: | :---: |
| PC | 00 200C |
| SR | 0001 |

Syntax: \{label:\} BRA GTU, Expr

| Operands: | Expr may be a label, absolute address or expression. Expr is resolved by the linker to a Slit16, where Slit16 $\in[-32768 \ldots+32767]$. |
| :---: | :---: |
| Operation: | Condition $=(\mathrm{C} \& \&!Z)$ <br> If (Condition) <br> (PC + 2) + 2 * Slit16 $\rightarrow$ PC <br> NOP $\rightarrow$ Instruction Register |

Status Affected:
Encoding:
Description:

Words:
Cycles: $\quad 1$ (2 if branch taken)



Words:
Cycles:

Syntax:

| Operands: | Expr may be a label, absolute address or expression. |
| :--- | :--- |
|  | Expr is resolved by the linker to a Slit16, where |
|  | Slit16 $\in[-32768 \ldots+32767]$. |
| Operation: | Condition $=!\mathrm{C} \\| \mathrm{Z}$ |
|  | If $($ Condition $)$ |
|  | $(\mathrm{PC}+2)+2^{*}$ Slit16 $\rightarrow$ PC |
|  | NOP $\rightarrow$ Instruction Register |

Status Affected:
Encoding:
Description:
\{label:\} BRA LEU, Expr

Expr may be a label, absolute address or expression.
Expr is resolved by the linker to a Slit16, where
Slit16 $\in[-32768 \ldots+32767]$.

If (Condition)
(PC + 2) + 2 * Slit16 $\rightarrow$ PC

None

| 0011 | 0110 | nnnn | nnnn | nnnn | nnnn |
| :--- | :--- | :--- | :--- | :--- | :---: |

If the logical expression (!C\|Z) is true, then the program will branch relative to the next PC. The offset of the branch is the two's complement number '2 * Slit16', which supports branches up to 32 K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 * Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The ' $n$ ' bits are a signed literal that specifies the number of instructions offset from (PC + 2).

## 1

1 (2 if branch taken)


| BeforeInstruction |  |
| :---: | :---: |
|  |  |
| PC | 002000 |
| SR | 0001 |


| After Instruction |  |
| :---: | :---: |
|  |  |
| PC | 00 200C |
| SR | 0001 |



## Branch if Unsigned Less Than

| Syntax: | \{label: $\} \quad$ BRA $\quad$ LTU, Expr |
| :--- | :--- |
|  |  |
| Operands: | Expr may be a label, absolute address or expression. |
|  | Expr is resolved by the linker to a Slit16, where |
|  | Slit16 $\in[-32768 \ldots+32767]$. |
| Operation: | Condition $=$ ! C |
|  | If (Condition) |
|  | $(\mathrm{PC}+2)+2$ * Slit16 $\rightarrow$ PC |
|  | NOP $\rightarrow$ Instruction Register |

Status Affected:
None
Encoding:
Description:

| 0011 | 1001 | nnnn | nnnn | nnnn | nnnn |
| :---: | :---: | :---: | :---: | :---: | :---: | The offset of the branch is the two's complement number '2 * Slit16', which supports branches up to 32 K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 * Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The ' $n$ ' bits are a signed literal that specifies the number of instructions offset from (PC + 2).

Note: This instruction is identical to the BRA NC, Expr (Branch if Not Carry) instruction and has the same encoding. It will reverse assemble as BRA NC, Slit16.
Words: $\quad 1$

Cycles: $\quad 1$ (2 if branch taken)


## BRA N

Syntax:

Operands

Operation:

Encoding:
Description:

Words:
Cycles:

Branch if Negative

\{label:\} | BRA | N, | Expr |
| :--- | :--- | :--- | :--- |

Expr may be a label, absolute address or expression.
Expr is resolved by the linker to a Slit16, where Slit16 $\in[-32768 \ldots+32767]$.
Condition $=\mathrm{N}$
If (Condition)

$$
(P C+2)+2 * \text { Slit1 } 6 \rightarrow P C
$$

$$
\text { NOP } \rightarrow \text { Instruction Register. }
$$

None

| 0011 | 0011 | nnnn | nnnn | nnnn | nnnn |
| :--- | :--- | :--- | :--- | :--- | :--- |

If the Negative flag is ' 1 ', then the program will branch relative to the next PC. The offset of the branch is the two's complement number ' 2 * Slit16', which supports branches up to 32 K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 * Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The ' $n$ ' bits are a signed literal that specifies the number of instructions offset from (PC + 2).
1


Before
Instruction

|  | 002000 |
| :--- | ---: |
|  | 0008 |
|  |  |

After

|  | Instruction |
| :--- | :--- |
|  | 00200 C |
|  | 0008 |

Syntax:

| Operands: | Expr may be a label, absolute address or expression. |
| :--- | :--- |
|  | Expr is resolved by the linker to a Slit16, where |
|  | Slit $16 \in[-32768 \ldots+32767]$. |
| Operation: | Condition $=!\mathrm{C}$ |
|  | If $($ Condition $)$ |
|  | $(\mathrm{PC}+2)+2 *$ Slit16 $\rightarrow \mathrm{PC}$ |
|  | NOP $\rightarrow$ Instruction Register |

Status Affected:
Encoding:
Description:

Words:
Cycles: $\quad 1$ (2 if branch taken)


| Syntax: | \{label:\} | BRA | NN, | Exp |
| :---: | :---: | :---: | :---: | :---: |
| Operands: | Expr may be a label, absolute address or expression Expr is resolved by the linker to a Slit16, where Slit16 $\in[-32768 \ldots+32767]$. |  |  |  |
| Operation: | Condition If (Con (PC NOP | ! $N$ <br> n) +2 * nstruction |  |  |

Status Affected:
Encoding:
Description:
None

| 0011 | 1011 | nnnn | nnnn | nnnn | nnnn |
| :--- | :--- | :--- | :--- | :--- | :--- |

If the Negative flag is ' 0 ', then the program will branch relative to the next PC. The offset of the branch is the two's complement number ' 2 * Slit16', which supports branches up to 32 K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 * Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The ' $n$ ' bits are a signed literal that specifies the number of instructions offset from (PC + 2).
Words:
1
Cycles: 1 (2 if branch taken)

Example 1: 002000 HERE: BRA NN, BYPASS ; If NN, branch to BYPASS
002002 NO_NN: . . . ; Otherwise... continue

002004 . . .
002006 . . .
002008 . .
00200A GOTO THERE
00200C BYPASS: . . .
00200E B.

| Before Instruction |  |
| :---: | :---: |
| PC | 002000 |
| SR | 0000 |


|  | After <br> Instruction |
| ---: | ---: |
|  | 00200 C |
|  | 0000 |
|  |  |

Syntax: $\quad$ \{label:\} BRA NOV, Expr

| Operands: | Expr may be a label, absolute address or expression Expr is resolved by the linker to a Slit16, where Slit16 $\in[-32768 \ldots+32767]$. |
| :---: | :---: |
| Operation: | Condition $=$ ! OV <br> If (Condition) $(\mathrm{PC}+2)+2 \text { *Slit16 } \rightarrow \mathrm{PC}$ <br> NOP $\rightarrow$ Instruction Register |

Status Affected:
Encoding:
Description:

None

| 0011 | 1000 | nnnn | nnnn | nnnn | nnnn |
| :--- | :--- | :--- | :--- | :--- | :--- |

If the Overflow flag is ' 0 ', then the program will branch relative to the next PC. The offset of the branch is the two's complement number '2 * Slit16', which supports branches up to 32 K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 * Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The ' $n$ ' bits are a signed literal that specifies the number of instructions offset from (PC + 2).

Words: $\quad 1$
Cycles: $\quad 1$ (2 if branch taken)
Syntax: \{label:\} BRA NZ, Expr

Operands: Expr may be a label, absolute address or expression.
Expr is resolved by the linker to a Slit16, where
Slit16 $\in[-32768 \ldots+32767]$.
Operation
Condition $=!$ Z
If (Condition)
(PC + 2) + 2 * Slit16 $\rightarrow$ PC
NOP $\rightarrow$ Instruction Register
Status Affected:
Encoding:
None

Description:

Words:

| 0011 | 1010 | nnnn | nnnn | nnnn | nnnn |
| :--- | :--- | :--- | :--- | :--- | :--- |

If the $Z$ flag is ' 0 ', then the program will branch relative to the next PC. The offset of the branch is the two's complement number ' 2 * Slit16', which supports branches up to 32 K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 * Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The ' $n$ ' bits are a signed literal that specifies the number of instructions offset from (PC + 2).

Cycles: $\quad 1$ (2 if branch taken)


BRA OA

## Branch if Overflow Accumulator A

| Syntax: | \{label: $\}$ BRA |  | OA, | Expr |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | Expr may be a label, absolute address or expression. Expr is resolved by the linker to a Slit16, where Slit16 $\in[-32768 \ldots+32767]$. |  |  |  |  |  |
| Operation: | Condition = OA <br> If (Condition) $(P C+2)+2 \text { * Slit16 } \rightarrow \text { PC }$ <br> NOP $\rightarrow$ Instruction Register |  |  |  |  |  |
| Status Affected: | None |  |  |  |  |  |
| Encoding: | 0000 | 1100 | nnnn | nnnn | nnnn | nnnn |

Description:

Words: $\quad 1$
Cycles:

| Example 1: | 002000 HERE: | BRA OA, BYPASS | ; If OA, branch to BYPASS |
| :---: | :---: | :---: | :---: |
|  | 002002 NO_OA: | - . | ; Otherwise... continue |
|  | 002004 | - . . |  |
|  | 002006 | . . . |  |
|  | 002008 | . |  |
|  | 00200A | GOTO THERE |  |
|  | 00200C BYPASS: | - . - |  |
|  | 00200E | . . . |  |



| Syntax: | \{label:\} BRA $\quad$ OB, Expr |
| :--- | :--- |
| Operands: | Expr may be a label, absolute address or expression. <br>  <br>  <br>  <br> Expr is resolved by the linker to a Slit16, where <br> Operation: <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br> Slit16 $\in[-32768 \ldots+32767]$. <br> If (Condition $=$ OB <br>  <br>  <br> (PC +2$)+2$ * Slit16 $\rightarrow$ PC <br> NOP $\rightarrow$ Instruction Register |

Status Affected:
Encoding:
Description:

Words:
None

| 0000 | 1101 | nnnn | nnnn | nnnn | nnnn |
| :---: | :---: | :---: | :---: | :---: | :---: |

If the Overflow Accumulator B flag is ' 1 ', then the program will branch relative to the next PC. The offset of the branch is the two's complement number ' 2 * Slit16', which supports branches up to 32 K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute address or expression.

If the branch is taken, the new address will be (PC +2 ) +2 * Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The ' $n$ ' bits are a signed literal that specifies the number of instructions offset from (PC + 2).

Cycles: $\quad 1$ (2 if branch taken)

Example 1: 002000 HERE: BRA OB, BYPASS ; If OB, branch to BYPASS
002002 NO_OB: . . . ; Otherwise... continue
002004
002006
002008
00200A GOTO THERE
00200C BYPASS: . . .
00200E

## Branch if Overflow

Syntax:

Operands:

Operation:

Status Affected:
Encoding:
Description:
\{label:\} BRA OV, Expr

Expr may be a label, absolute address or expression.
Expr is resolved by the linker to a Slit16, where

$$
\text { Slit16 } \in[-32768 \ldots+32767] .
$$

Condition $=$ OV
If (Condition)
$(P C+2)+2$ *Slit16 $\rightarrow P C$
NOP $\rightarrow$ Instruction Register
None

| 0011 | 0000 | nnnn | nnnn | nnnn | nnnn |
| :---: | :---: | :---: | :---: | :---: | :---: |

If the Overflow flag is ' 1 ', then the program will branch relative to the next PC. The offset of the branch is the two's complement number ' 2 * Slit16', which supports branches up to 32 K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute address or expression.

If the branch is taken, the new address will be $(P C+2)+2$ * Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.
The ' $n$ ' bits are a signed literal that specifies the number of instructions offset from (PC + 2).
Words: $\quad 1$
Cycles: $\quad 1$ (2 if branch taken)

| Example 1: | 002000 HERE: | BRA OV, BYPASS | ; If OV, branch to BYPASS |
| :---: | :---: | :---: | :---: |
|  | 002002 NO_OV | . . . | ; Otherwise... continue |
|  | 002004 | - . - |  |
|  | 002006 | - . . |  |
|  | 002008 | - . |  |
|  | 00200A | GOTO THERE |  |
|  | 00200C BYPASS: | - . . |  |
|  | 00200E |  |  |


| BeforeInstruction |  |
| :---: | :---: |
|  |  |
| PC | 002000 |
| SR | 0002 |


| After Instruction |  |
| :---: | :---: |
| PC | 002002 |
| SR | 0002 |


| Syntax: | \{label:\} BRA SA, Expr |
| :--- | :--- |
| Operands: | Expr may be a label, absolute address or expression. <br>  <br>  <br>  <br>  <br> Expr is resolved by the linker to a Slit16, where <br> Speration: <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br> Slit16 $\in[-32768 \ldots+32767]$. <br> If (Condition $=$ SA <br>  <br>  <br> (PC +2$)+2$ * Slit16 $\rightarrow$ PC <br> NOP $\rightarrow$ Instruction Register |

Status Affected:
Encoding:
Description:

None

| 0000 | 1110 | nnnn | nnnn | nnnn | nnnn |
| :---: | :---: | :---: | :---: | :---: | :---: |

If the Saturation Accumulator A flag is ' 1 ', then the program will branch relative to the next PC. The offset of the branch is the two's complement number ' 2 * Slit16', which supports branches up to 32K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute address or expression.

If the branch is taken, the new address will be (PC +2$)+2$ * Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The ' $n$ ' bits are a signed literal that specifies the number of instructions offset from (PC + 2).
Words:
Cycles:
Syntax: $\quad$ \{label: $\} \quad$ BRA $\quad$ SB, $\quad$ Expr

| Operands: | Expr may be a label, absolute address or expression. <br>  <br> Expr is resolved by the linker to a Slit16, where <br>  <br> Slit16 $\in[-32768 \ldots+32767]$. |
| :--- | :--- |
| Operation: | Condition $=$ SB <br> if $($ Condition $)$ <br> $(P C+2)+2 *$ Slit16 $\rightarrow$ PC <br>  <br>  <br> NOP $\rightarrow$ Instruction Register |
| Status Affected: | None |
| Encoding: | 0000 |
|  | 1111 |

If the Saturation Accumulator B flag is ' 1 ', then the program will branch relative to the next PC. The offset of the branch is the two's complement number ' 2 * Slit16', which supports branches up to 32 K instructions forward or backward. The Slit16 value is resolved by the linker from the supplied label, absolute address or expression.

If the branch is taken, the new address will be (PC + 2) + 2 * Slit16, since the PC will have incremented to fetch the next instruction. The instruction then becomes a two-cycle instruction, with a NOP executed in the second cycle.

The ' $n$ ' bits are a signed literal that specifies the number of instructions offset from (PC + 2).

Cycles: $\quad 1$ (2 if branch taken)



BSET
Syntax:

Bit Set f
\{label:\} BSET\{.B\} f, \#bit4

Operands: $\quad f \in[0 \ldots 8191]$ for byte operation
$f \in[0 \ldots 8190]$ (even only) for word operation bit4 $\in[0 \ldots 7]$ for byte operation bit4 $\in[0$... 15] for word operation
Operation: $\quad 1 \rightarrow \mathrm{f}<$ bit4>
Status Affected:
None
Encoding:
Description:
Set the bit in the file register ' $f$ ' specified by 'bit4'. Bit numbering begins

| 1010 | 1000 | bbbf | ffff | ffff | fffb |
| :---: | :---: | :---: | :---: | :---: | :---: | with the Least Significant bit (bit 0) and advances to the Most Significant bit (bit 7 for byte operations, bit 15 for word operations).

The 'b' bits select value bit4 of the bit position to be set. The ' $f$ ' bits select the address of the file register.

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
2: When this instruction operates in Word mode, the file register address must be word-aligned.
3: When this instruction operates in Byte mode, 'bit4' must be between 0 and 7 .

| Words: | 1 |
| :--- | :--- |
| Cycles: | 1 |

1
1

Example 1: BSET.B 0x601, \#0x3 ; Set bit 3 in $0 \times 601$


Example 2: $\quad$ BSET $0 x 444, \# 0 x F \quad$; Set bit 15 in $0 \times 444$

| Before Instruction |  |
| :---: | :---: |
| Data 0444 | 5604 |
| SR | 0000 |


| After Instruction |  |
| :---: | :---: |
| Data 0444 | D604 |
| SR | 0000 |

## BSET

Bit Set in Ws

| Syntax: | \{label:\} | BSET\{.B\} | Ws, [Ws], [Ws++], [Ws--], [++Ws], [--Ws], | bit4 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | Ws $\in[W$ bit4 $\in[0$ bit4 $\in[0$ | ... W15] 7] for byte 15] for wor | eration peration |  |  |  |
| Operation: | $1 \rightarrow$ Ws |  |  |  |  |  |
| Status Affected: | None |  |  |  |  |  |
| Encoding: | 1010 | 0000 | b.bbb | 0B00 | 0ppp | ssss |

Description
Set the bit in register Ws specified by 'bit4'. Bit numbering begins with the Least Significant bit (bit 0) and advances to the Most Significant bit (bit 7 for byte operations, bit 15 for word operations). Register direct or indirect addressing may be used for Ws.

The ' $b$ ' bits select value bit4 of the bit position to be cleared.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte),
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source/destination register.
Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.
2: When this instruction operates in Word mode, the source register address must be word-aligned.
3: When this instruction operates in Byte mode, 'bit4’ must be between 0 and 7 .

Words: 1
Cycles: 1

Example 1: BSET.B W3, \#0x7 ; Set bit 7 in W3

| Before <br> Instruction | After <br> Instruction |  |
| :--- | ---: | ---: |
| W3 | 0026 |  |
| SR | 0000 | W3 |
|  |  | 00 A 6 |

Example 2: BSET [W4++], \#0x0 ; set bit 0 in [W4]
; Post-increment W4

|  | Before <br> Instruction |
| ---: | ---: |
| W4 | 6700 |
| Data 6700 | 1734 |
|  | 0000 |
|  |  |


| After <br> Instruction |  |
| ---: | ---: |
| W4 | 6702 |
| Data 6700 | 1735 |
|  | 0000 |

BSW
Bit Write in Ws
Syntax:

| \{label:\} | BSW.C | Ws, | Wb |
| :--- | :--- | :--- | :--- |
|  | BSW.Z | $[\mathrm{Ws}]$, |  |
|  |  | $[\mathrm{Ws}++]$, |  |
|  |  | $[\mathrm{Ws}--]$, |  |
|  |  | $[++\mathrm{Ws}]$, |  |
|  |  | $[-\mathrm{Ws}]$, |  |


| Operands: | Ws $\in[W 0 \ldots W 15]$ |
| :--- | :--- |
|  | Wb $\in[W 0 \ldots$ W15] |
| Operation: | $\frac{\text { For ". } C^{\prime \prime} \text { operation: }}{C \rightarrow W s<(W b)>}$ |
|  | $\frac{\text { For ". }{ }^{\prime \prime} \text { " operation (default): }}{\bar{Z} \rightarrow W s<(W b)>}$ |

Status Affected: None
Encoding:
Description:

| 1010 | 1101 | Zwww | w000 | 0ppp | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

The (Wb) bit in register Ws is written with the value of the C or $\bar{Z}$ flag from the STATUS register. Bit numbering begins with the Least Significant bit (bit 0) and advances to the Most Significant bit (bit 15) of the working register. Only the four Least Significant bits of Wb are used to determine the destination bit number. Register direct addressing must be used for Wb , and either register direct, or indirect addressing may be used for Ws.

The ' $Z$ ' bit selects the $C$ or $Z$ flag as source.
The ' $w$ ' bits select the address of the bit select register.
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note: This instruction only operates in Word mode. If no extension is provided, the ". Z" operation is assumed.
Words: $\quad 1$
Cycles: 1

Example 1: BSW.C W2, W3 ; Set bit W3 in W2 to the value ; of the C bit


| After |  |  |
| :---: | :---: | :---: |
| Instruction |  |  |
| W2 | 7234 |  |
| W3 | 111F |  |
| SR | 0002 | $(Z=1, C=0)$ |

Example 2: BSW.Z W2, W3 ; Set bit W3 in W2 to the complement

Before
Instruction

| W2 | E235 |  |
| :---: | :---: | :---: |
| W3 | 0550 |  |
| SR | 0002 | $(Z=1, C=0)$ |


| After Instruction |  | $(Z=1, C=0)$ |
| :---: | :---: | :---: |
|  |  |  |
| W2 | E234 |  |
| W3 | 0550 |  |
| SR | 0002 |  |

Example 3: BSW.C [++W0], W6 ; Set bit W6 in [W0++] to the value ; of the C bit

| Before Instruction |  | After Instruction |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| W0 | 1000 | W0 | 1002 |  |
| W6 | 34A3 | W6 | 34A3 |  |
| Data 1002 | 2380 | Data 1002 | 2388 |  |
| SR | 0001 | $(Z=0, C=1) \quad S R$ | 0001 | $(Z=0, C=1)$ |

Example 4: BSW [W1--], W5 ; Set bit W5 in [W1] to the
; complement of the $Z$ bit
; Post-decrement W1

| Before Instruction |  | After Instruction |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| W1 | 1000 |  | W1 | 0FFE |  |
| W5 | 888B |  | W5 | 888B |  |
| Data 1000 | C4DD |  | 000 | CCDD |  |
| SR | 0001 | $(\mathrm{C}=1)$ | SR | 0001 | $(C=1)$ |



## Bit Toggle f

| Syntax: | \{label:\} BTG\{.B\} f, \#bit4 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\begin{aligned} & \mathrm{f} \in[0 \ldots 8191] \text { for byte operation } \\ & \mathrm{f} \in[0 \ldots 8190] \text { (even only) for word operation } \\ & \text { bit4 } \in[0 \ldots 7] \text { for byte operation } \\ & \text { bit4 } \in[0 \ldots 15] \text { for word operation } \end{aligned}$ |  |  |  |  |  |
| Operation: | $\overline{\text { (f)<bit4> }} \rightarrow$ (f)<bit4> |  |  |  |  |  |
| Status Affected: | None |  |  |  |  |  |
| Encoding: | 1010 | 1010 | bbbf | ffff | ffff | fffb |

Bit 'bit4' in file register ' $f$ ' is toggled (complemented). For the bit4 operand, bit numbering begins with the Least Significant bit (bit 0) and advances to the Most Significant bit (bit 7 for byte operation, bit 15 for word operation) of the byte.

The 'b' bits select value bit4, the bit position to toggle. The ' $f$ ' bits select the address of the file register.

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a .w extension to denote a word operation, but it is not required.
2: When this instruction operates in Word mode, the file register address must be word-aligned.
3: When this instruction operates in Byte mode, 'bit4' must be between 0 and 7 .
Words: $\quad 1$
Cycles: $\quad 1$

Example 1: BTG.B 0x1001, \#0x4 ; Toggle bit 4 in $0 \times 1001$

| Before <br> Instruction |  |
| ---: | ---: |
| Data 1000 | F 234 |
| SR | 0000 |


| After Instruction |  |
| :---: | :---: |
| Data 1000 | E234 |
| SR | 0000 |

Example 2: BTG $0 x 1660, \# 0 x 8$; Toggle bit 8 in RAM660

| Before <br> Instruction | After <br> Instruction |  |
| ---: | ---: | ---: |
| Data 1660 | 5606 |  |
| SR | 0000 | Data 1660 |
|  | 5706 |  |
|  |  |  |

## BTG

Bit Toggle in Ws

| Syntax: | \{label:\} | BTG\{.B\} | Ws, <br> [Ws], <br> [Ws++], <br> [Ws--], <br> [++Ws], <br> [--Ws], | \#bit4 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | Ws $\in[$ bit4 $\in[0$ bit4 $\in[0$ | ... W15] 7] for byte 15] for wo | eration operation |  |  |  |
| Operation: | $\overline{\text { (Ws)<b }}$ | $\rightarrow \mathrm{Ws}<\mathrm{b}$ |  |  |  |  |
| Status Affected: | None |  |  |  |  |  |
| Encoding: | 1010 | 0010 | bbbb | OB00 | 0ppp | ssss |

Description: Bit 'bit4' in register Ws is toggled (complemented). For the bit4 operand, bit numbering begins with the Least Significant bit (bit 0) and advances to the Most Significant bit (bit 7 for byte operations, bit 15 for word operations). Register direct or indirect addressing may be used for Ws.

The 'b' bits select value bit4, the bit position to test.
The ' B ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $s$ ' bits select the source/destination register.
The ' $p$ ' bits select the source Address mode.
Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . W extension to denote a word operation, but it is not required.
2: When this instruction operates in Word mode, the source register address must be word-aligned.
3: When this instruction operates in Byte mode, 'bit4' must be between 0 and 7 .

Words: $\quad 1$
Cycles: $\quad 1$

| Before Instruction |  | After Instruction |  |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| W0 | 2300 | W0 | 2302 |
| Data 2300 | 5606 | Data 2300 | 5607 |
| SR | 0000 | SR | 0000 |

BTSC
Bit Test $\mathbf{f}$, Skip if Clear

| Syntax: | \{label:\} BTSC\{.B\} f, \#bit4 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\mathrm{f} \in[0$... 8191] for byte operation <br> $\mathrm{f} \in$ [0 ... 8190] (even only) for word operation <br> bit4 $\in[0 \ldots 7]$ for byte operation <br> bit4 $\in[0 \ldots 15]$ for word operation |  |  |  |  |  |
| Operation: | Test (f)<bit4>, skip if clear |  |  |  |  |  |
| Status Affected: | None |  |  |  |  |  |
| Encoding: | 1010 | 1111 | bbbf | ffff | ffff | fffb |

Description:
Bit 'bit4' in the file register is tested. If the tested bit is ' 0 ', the next instruction (fetched during the current instruction execution) is discarded and on the next cycle, a NOP is executed instead. If the tested bit is ' 1 ', the next instruction is executed as normal. In either case, the contents of the file register are not changed. For the bit4 operand, bit numbering begins with the Least Significant bit (bit 0) and advances to the Most Significant bit (bit 7 for byte operations, bit 15 for word operations).

The 'b' bits select value bit4, the bit position to test.
The ' $f$ ' bits select the address of the file register.
Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
2: When this instruction operates in Word mode, the file register address must be word-aligned.
3: When this instruction operates in Byte mode, 'bit4' must be between 0 and 7 .

| Words: | 1 |
| :--- | :--- |
| Cycles: | $1(2$ or 3$)$ |



Before
Instruction

|  | Before <br> Instruction |
| ---: | ---: |
|  | 002000 |
| Data 1200 | 264 F |
|  | 0000 |
|  |  |

After
Instruction

|  | Instruction |
| ---: | ---: |
| DC 1200 | 002002 |
|  | 264 F |
|  | 0000 |

## Section 5. Instruction Descriptions



Bit Test Ws, Skip if Clear
Syntax:

| $\{$ label: $\} \quad$ BTSC | Ws, | \#bit4 |  |
| :--- | :--- | :--- | :--- |
|  |  | $[\mathrm{Ws}]$, |  |
|  |  | $[\mathrm{Ws}++]$, |  |
|  |  | $[\mathrm{Ws}--]$, |  |
|  |  | $[++\mathrm{Ws}]$, |  |
|  |  | $[-\mathrm{Ws}]$, |  |


| Operands: | $\begin{aligned} & \text { Ws } \in[W 0 \ldots \text { W15] } \\ & \text { bit } 4 \in[0 \ldots 15] \end{aligned}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operation: | Test (Ws)<bit4>, skip if clear |  |  |  |  |
| Status Affected: | None |  |  |  |  |
| Encoding: | 1010 | 0111 | bbbb | 0000 | Opp |
| Description: | Bit 'bit4' in Ws is tested. If the tested bit is ' 0 ', the next instruc during the current instruction execution) is discarded and cycle, a NOP is executed instead. If the tested bit is ' 1 ', the is executed as normal. In either case, the contents of Ws changed. For the bit4 operand, bit numbering begins with Significant bit (bit 0) and advances to the Most Significant the word. Either register direct or indirect addressing may |  |  |  |  |
| Words: | 1 |  |  |  |  |
| Cycles: | 1 (2 or 3 | next in | on is sk |  |  |




| Syntax: | \{label:\} | SS\{.B\} | \#bit4 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $f \in[0 \ldots 8191]$ for byte operation <br> $f \in[0$... 8190] (even only) for word operation <br> bit4 $\in[0 \ldots 7]$ for byte operation <br> bit4 $\in[0$... 15] for word operation |  |  |  |  |  |
| Operation: | Test (f)<bit4>, skip if set |  |  |  |  |  |
| Status Affected: | None |  |  |  |  |  |
| Encoding: | 1010 | 1110 | bbb f | ffff | ffff | fffb |

Description: $\quad$ Bit 'bit4' in the file register ' $f$ ' is tested. If the tested bit is ' 1 ', the next instruction (fetched during the current instruction execution) is discarded and on the next cycle, a NOP is executed instead. If the tested bit is ' 0 ', the next instruction is executed as normal. In either case, the contents of the file register are not changed. For the bit4 operand, bit numbering begins with the Least Significant bit (bit 0) and advances to the Most Significant bit (bit 7 for byte operation, bit 15 for word operation).

The 'b' bits select value bit4, the bit position to test. The ' $f$ ' bits select the address of the file register.

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . W extension to denote a word operation, but it is not required.
2: When this instruction operates in Word mode, the file register address must be word-aligned.
3: When this instruction operates in Byte mode, 'bit4' must be between 0 and 7 .
Words: $\quad 1$
Cycles: $\quad 1$ (2 or 3 if the next instruction is skipped)


## BTSS

Bit Test Ws, Skip if Set

| Syntax: | \{label: $\}$ | BTSS | Ws, | \#bit4 |
| :--- | :--- | :--- | :--- | :--- |
|  |  | $[\mathrm{Ws}]$, |  |  |
|  |  | $[\mathrm{Ws}++]$, |  |  |
|  |  | $[\mathrm{Ws}--]$, |  |  |
|  |  | $[++\mathrm{Ws}]$, |  |  |
|  |  |  |  |  |
|  |  |  |  |  |


| Operands: | $\begin{aligned} & \text { Ws } \in[\text { W0 ... W15] } \\ & \text { bit } 4 \in[0 \ldots 15] \end{aligned}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operation: | Test (Ws)<bit4>, skip if set. |  |  |  |  |  |
| Status Affected: | None |  |  |  |  |  |
| Encoding: | 1010 | 0110 | b.b.b | 0000 | 0ppp | ssss |
| Description: | Bit 'bit4' in Ws is tested. If the tested bit is ' 1 ', the next instruction (fetched during the current instruction execution) is discarded and on the next cycle, a NOP is executed instead. If the tested bit is ' 0 ', the next instruction is executed as normal. In either case, the contents of Ws are not changed. For the bit4 operand, bit numbering begins with the Least Significant bit (bit 0) and advances to the Most Significant bit (bit 15) of the word. Either register direct or indirect addressing may be used for Ws. |  |  |  |  |  |

Words: $\quad 1$

Cycles: $\quad 1$ (2 or 3 if the next instruction is skipped)



## BTST

Syntax:

Operands: $\quad f \in[0 \ldots 8191]$ for byte operation
$\mathrm{f} \in[0 \ldots 8190]$ (even only) for word operation
bit $4 \in[0 \ldots 7]$ for byte operation
bit4 $\in[0$... 15] for word operation
Operation: $\quad \overline{(f)<b i t 4>} \rightarrow Z$
Status Affected:
Encoding:
Description:

## Bit Test f

$$
\text { (f)<bit4> } \rightarrow \text { Z }
$$

Z

| 1010 | 1011 | bbbf | ffff | ffff | fffb |
| :--- | :--- | :--- | :--- | :--- | :--- |

Bit 'bit4' in file register ' $f$ ' is tested and the complement of the tested bit is stored to the $Z$ flag in the STATUS register. The contents of the file register are not changed. For the bit4 operand, bit numbering begins with the Least Significant bit (bit 0) and advances to the Most Significant bit (bit 7 for byte operation, bit 15 for word operation).

The 'b' bits select value bit4, the bit position to be tested. The ' $f$ ' bits select the address of the file register.

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
2: When this instruction operates in Word mode, the file register address must be word-aligned.
3: When this instruction operates in Byte mode, 'bit4' must be between 0 and 7 .

Words: 1
Cycles: 1

Example 1: BTST.B $0 x 1201, \# 0 x 3 \quad$; Set $Z=$ complement of ; bit 3 in $0 \times 1201$


Example 2: BTST $0 \times 1302, \# 0 \times 7 \quad$; Set $Z=$ complement of ; bit 7 in 0x1302

| Before Instruction |  | After Instruction |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Data 1302 | F7FF |  | 302 | F7FF |
| SR | 0002 | ( $\mathrm{Z}=1$ ) | SR | 0000 |

BTST
Syntax:
\{label:\}

## Bit Test in Ws

| BTST.C | Ws, | \#bit4 |
| :--- | :--- | :--- |
| BTST.Z | $[\mathrm{Ws}]$, |  |
|  | $[\mathrm{Ws}++]$, |  |
|  | $[\mathrm{Ws}--]$, |  |
|  | $[++\mathrm{Ws}]$, |  |
|  | $[--\mathrm{Ws}]$, |  |

Operands: $\quad$ Ws $\in[$ W0 ... W15]
bit $4 \in[0$... 15]
Operation:
$\frac{\text { For ".C" operation: }}{\text { (Ws)<bit } 4>\rightarrow C}$
For ".Z" operation (default):
$\overline{(W s)<b i t 4>} \rightarrow Z$
Status Affected:
Encoding:
Description:
Z or C

Bit 'bit4' in register Ws is tested. If the ". z " option of the instruction is

| 1010 | 0011 | bbbb | Z000 | 0 ppp | ssss |
| :--- | :--- | :--- | :--- | :--- | :--- | specified, the complement of the tested bit is stored to the Zero flag in the STATUS register. If the ". C" option of the instruction is specified, the value of the tested bit is stored to the Carry flag in the STATUS register. In either case, the contents of Ws are not changed.

For the bit4 operand, bit numbering begins with the Least Significant bit (bit 0) and advances to the Most Significant bit (bit 15) of the word. Either register direct or indirect addressing may be used for Ws.
The 'b' bits select value bit4, the bit position to test.
The ' $Z$ ' bit selects the $C$ or $Z$ flag as destination.
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note: This instruction only operates in Word mode. If no extension is provided, the ". Z " operation is assumed.

Words: 1
Cycles: 1

Example 1: BTST.C [W0++], \#0x3 ; Set $C=$ bit 3 in [W0]
; Post-increment wo

| Before Instruction |  | After Instruction |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| $\begin{array}{r} \text { W0 } \\ \text { Data } 1200 \end{array}$ | 1200 |  | W0 | 1202 |
|  | FFF7 |  | Data 1200 | FFF7 |
| SR | 0001 | ( $C=1$ ) | ) $\quad \mathrm{SR}$ | 0000 |

Example 2: BTST.Z wo, \#0x7
; Set $Z=$ complement of bit 7 in wo

| Before Instruction |  |
| :---: | :---: |
| W0 | F234 |
| SR | 0000 |


| After |  |  |
| :---: | :---: | :---: |
| Instruction |  |  |
| W0 | F234 |  |
| SR | 0002 | $(Z=1)$ |

BTST
Syntax:
Bit Test in Ws
Syntax:

| \{label:\} | BTST.C | Ws, | Wb |
| :--- | :--- | :--- | :--- |
|  | BTST.Z | $[\mathrm{Ws}]$, |  |
|  |  | $[\mathrm{Ws}++]$, |  |
|  |  | $[\mathrm{Ws}--]$, |  |
|  |  | $[++\mathrm{Ws}]$, |  |
|  |  | $[--\mathrm{Ws}]$, |  |

Operands:

Operation:
Ws $\in$ [W0 ... W15]
$W b \in[W 0 . . . W 15]$
For ".C" operation: (Ws)<(Wb)> $\rightarrow$ C
For ".Z" operation (default):
$\overline{(W s)<(W b)>} \rightarrow Z$
Status Affected:
Encoding:
Description:
Z or C

| 1010 | 0101 | Zwww | w000 | 0ppp | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

The (Wb) bit in register Ws is tested. If the ". C" option of the instruction is specified, the value of the tested bit is stored to the Carry flag in the STATUS register. If the ". z " option of the instruction is specified, the complement of the tested bit is stored to the Zero flag in the STATUS register. In either case, the contents of Ws are not changed.
Only the four Least Significant bits of Wb are used to determine the bit number. Bit numbering begins with the Least Significant bit (bit 0) and advances to the Most Significant bit (bit 15) of the working register. Register direct or indirect addressing may be used for Ws.

The ' $Z$ ' bit selects the $C$ or $Z$ flag as destination.
The ' $w$ ' bits select the address of the bit select register.
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note: This instruction only operates in Word mode. If no extension is provided, the ". z " operation is assumed.
Words: $\quad 1$
Cycles: 1

| Before Instruction |  |  | After Instruction |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| W2 | F234 |  | W2 | F234 |
| W3 | 2368 |  | W3 | 2368 |
| SR | 0001 | $(\mathrm{C}=1)$ | SR | 0000 |

## dsPIC30F/33F Programmer's Reference Manual

Example 2: BTST.Z [W0++], W1 ; Set $Z=$ complement of ; bit W1 in [W0],
; Post-increment wo

| Before Instruction |  | After Instruction |  |  |
| :---: | :---: | :---: | :---: | :---: |
| W0 | 1200 |  | W0 | 1202 |
| W1 | CCC0 |  | W1 | CCC0 |
| Data 1200 | 6243 |  | Data 1200 | 6243 |
| SR | 0002 | $(Z=1)$ | SR | 0000 |



## Bit Test/Set in Ws

| Syntax: | \{label:\} | BTSTS.C <br> BTSTS.Z | Ws, <br> [Ws], <br> [Ws++], <br> [Ws--], <br> [++Ws], <br> [--Ws], | it4 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\begin{aligned} & \text { Ws } \in[\text { W0 } \ldots \text { W15] } \\ & \text { bit } 4 \in[0 \ldots 15] \end{aligned}$ |  |  |  |  |  |
| Operation: | $\begin{aligned} & \frac{\text { For ".C" operation: }}{(\mathrm{Ws})<\text { bit } 4>\rightarrow \mathrm{C}} \\ & 1 \rightarrow \text { Ws<bit4> } \\ & \text { For ".Z" operation (default): } \\ & \hline \overline{(\mathrm{Ws})<\text { bit4> } \rightarrow Z} \\ & 1 \rightarrow \mathrm{Ws}<\text { bit4> } \end{aligned}$ |  |  |  |  |  |
| Status Affected: | Z or C |  |  |  |  |  |
| Encoding: | 1010 | 0100 | b.bbb | Z000 | 0ppp | ssss |
| Description: | Bit 'bit4' in register Ws is tested. If the ". z " option of the instruction is specified, the complement of the tested bit is stored to the Zero flag in the STATUS register. If the ". C" option of the instruction is specified, the value of the tested bit is stored to the Carry flag in the STATUS register. In both cases, the tested bit in Ws is set to ' 1 '. |  |  |  |  |  |

Note: This instruction only operates in Word mode. If no extension is provided, the ". z " operation is assumed.

| Words: | 1 |
| :--- | :--- |
| Cycles: | 1 |

Example 1: BTSTS.C [W0++], \#0x3 ; Set $C=$ bit 3 in [W0]
; Set bit 3 in [WO] = 1
; Post-increment WO

| Before Instruction |  |  | After Instruction |  |
| :---: | :---: | :---: | :---: | :---: |
| W0 | 1200 |  | W0 | 1202 |
| Data 1200 | FFF7 |  | Data 1200 | FFFF |
| SR | 0001 | ( $\mathrm{C}=1$ ) | SR | 0000 |

Example 2: BTSTS.Z W0, \#0x7 ; Set $Z=$ complement of bit 7 ; in WO, and set bit 7 in WO = 1

| Before <br> Instruction |  |
| :--- | ---: |
| W0 | F 234 |
| SR | 0000 |



CALL
Syntax:

Operands: Expr may be a label or expression (but not a literal).
Expr is resolved by the linker to a lit23, where lit23 $\in$ [ 0 ... 8388606].
Operation:
(PC) $+4 \rightarrow \mathrm{PC}$
( $\mathrm{PC}<15: 0>$ ) $\rightarrow$ (TOS)
(W15) + $2 \rightarrow$ W15
(PC<23:16>) $\rightarrow$ (TOS)
(W15) + $2 \rightarrow$ W15
lit23 $\rightarrow$ PC
NOP $\rightarrow$ Instruction Register
Status Affected:
None
Encoding:
1st word
2nd word
Description:
Call Subroutine
\{label:\} CALL Expr

| 0000 | 0010 | nnnn | nnnn | nnnn | nnn0 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| 0000 | 0000 | 0000 | 0000 | 0 nnn | nnnn |

Direct subroutine call over the entire 4-Mbyte instruction program memory range. Before the CALL is made, the 24 -bit return address ( $\mathrm{PC}+4$ ) is PUSHed onto the stack. After the return address is stacked, the 23 -bit value 'lit 23 ' is loaded into the PC.

The ' $n$ ' bits form the target address.
Note: The linker will resolve the specified expression into the lit23 to be used.
Words:
2
Cycles: 2


Before
Instruction

| Instruction |  |
| :---: | :---: |
| PC | 072000 |
| W15 | 9004 |
| Data 9004 | FFFF |
| Data 9006 | FFFF |
| SR | 0000 |


| Instruction |  |
| :---: | :---: |
| PC | 07 7A28 |
| W15 | 9008 |
| Data 9004 | 2004 |
| Data 9006 | 0007 |
| SR | 0000 |

CALL

| Syntax: | $\{$ label: $\} \quad \mathrm{CALL} \quad \mathrm{Wn}$ |
| :--- | :--- |
|  |  |
| Operands: | $\mathrm{Wn} \in[\mathrm{W} 0 \ldots \mathrm{~W} 15]$ |
| Operation: | $(\mathrm{PC})+2 \rightarrow \mathrm{PC}$ |
|  | $(\mathrm{PC}<15: 0>) \rightarrow \mathrm{TOS}$ |
|  | $(\mathrm{W} 15)+2 \rightarrow \mathrm{~W} 15$ |
|  | $(\mathrm{PC}<23: 16>) \rightarrow$ TOS |
|  | $(\mathrm{W} 15)+2 \rightarrow \mathrm{~W} 15$ |
|  | $0 \rightarrow \mathrm{PC}<22: 16>$ |
|  | $(\mathrm{Wn}<15: 1>) \rightarrow \mathrm{PC}<15: 1>$ |
|  | $\mathrm{NOP} \rightarrow$ Instruction Register |

Status Affected:
Encoding:
Description:

Cycles:


## CLR

Syntax: $\quad\{$ label: $\} \quad \operatorname{CLR}\{. B\} \quad f$

WREG

Operands: $\quad f \in[0$... 8191]
Operation: $\quad 0 \rightarrow$ destination designated by $D$
Status Affected:
None
Encoding:
Description:

## Clear for WREG

Syntax:
\{label: $\mathrm{CLR}\{. \mathrm{B}\} \quad \mathrm{f}$

| 1110 | 1111 | OBDf | ffff | ffff | ffff |
| :--- | :--- | :--- | :--- | :--- | :--- |

Clear the contents of a file register or the default working register WREG. If WREG is specified, the WREG is cleared. Otherwise, the specified file register ' $f$ ' is cleared.

The ' B ' bit selects byte or word operation ('0' for word, ' 1 ' for byte).
The ' $D$ ' bit selects the destination (' 0 ' for WREG, ' 1 ' for file register).
The ' $f$ ' bits select the address of the file register.
Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . W extension to denote a word operation, but it is not required.
2: The WREG is set to working register WO.
Words: $\quad 1$
Cycles: $\quad 1$
Example 1: CLR.B RAM200 ; Clear RAM200 (Byte mode)

Before
Instruction

| RAM200 | 8009 |
| ---: | ---: |
|  | 0000 |

After
Instruction

| RAM200 | 8000 |
| ---: | ---: |
|  | 0000 |

Example 2:
CLR WREG
; Clear WREG (Word mode)

| Before <br> Instruction |  |
| ---: | ---: |
| WREG | 0600 |
|  | 0000 |


|  | After |
| ---: | ---: |
| Instruction |  |

CLR

| Syntax: | $\{$ label: $\}$ | $\mathrm{CLR}\{. \mathrm{B}\}$ |
| :--- | :--- | :--- |
|  |  | Wd |
|  |  | $[\mathrm{Wd}]$ |
|  |  | $[\mathrm{Wd}++]$ |
|  |  | $[\mathrm{Wd}--]$ |
|  |  | $[++\mathrm{Wd}]$ |
|  |  | $[-\mathrm{Wd}]$ |

Operands: $\quad \mathrm{Wd} \in[\mathrm{W} 0 \ldots \mathrm{~W} 15]$
Operation: $\quad 0 \rightarrow \mathrm{Wd}$
Status Affected: None
Encoding:
Description:

| 1110 | 1011 | 0Bqq | qddd | d000 | 0000 |
| :---: | :---: | :---: | :---: | :---: | :---: |

Clear the contents of register Wd. Either register direct or indirect addressing may be used for Wd.

The ' B ' bit select byte or word operation (' 0 ' for word, ' 1 ' for byte). The ' $q$ ' bits select the destination Address mode. The ' $d$ ' bits select the destination register.

## Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.

Words: $\quad 1$
Cycles: 1

Example 1: CLR.B W2 ; Clear W2 (Byte mode)

| Before Instruction |  | After Instruction |  |
| :---: | :---: | :---: | :---: |
| W2 | 3333 | W2 | 3300 |
| SR | 0000 | SR | 0000 |

Example 2: CLR [W0++] ; Clear [W0]

| Before Instruction |  | After Instruction |  |
| :---: | :---: | :---: | :---: |
| W0 | 2300 | W0 | 2302 |
| Data 2300 | 5607 | Data 2300 | 0000 |
| SR | 0000 | SR | 0000 |

## Clear Accumulator, Prefetch Operands

| Syntax: $\quad$ \{label: $\}$ | CLR | Acc | $\begin{array}{ll} \{,[\mathrm{Wx}], \mathrm{Wxd}\} & \{,[\mathrm{Wy}], \mathrm{Wyd}\} \\ \{,[\mathrm{Wx}]+=\mathrm{kx}, \mathrm{Wxd}\} & \{,[\mathrm{Wy}]+=\mathrm{ky}, \mathrm{Wyd}\} \\ \{,[\mathrm{Wx}]-=\mathrm{kx}, \mathrm{Wxd}\} & \{,[\mathrm{Wy}]-=\mathrm{ky}, \mathrm{Wyd}\} \\ \{,[\mathrm{W} 9+\mathrm{W} 12], \mathrm{Wxd}\} & \{,[\mathrm{W} 11+\mathrm{W} 12], \mathrm{Wyd}\} \end{array}$ |  |  | \{,AWB $\}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
| Operands: | ```Acc }\in[A,B Wx\in[W8, W9]; kx \in[-6, -4, -2, 2, 4, 6]; Wxd \in [W4 ... W7] Wy \in[W10, W11]; ky \in[-6, -4, -2, 2, 4, 6]; Wyd \in[W4 ... W7] AWB }\in[W13,[W13] + = 2]``` |  |  |  |  |  |
| Operation: | $\begin{aligned} & 0 \rightarrow \mathrm{Acc}(A \text { or } B) \\ & ([W x]) \rightarrow W x d ;(W x)+/-k x \rightarrow W x \\ & ([W y]) \rightarrow \text { Wyd; }(W y)+/-k y \rightarrow W y \\ & (\operatorname{Acc}(B \text { or } A)) \text { rounded } \rightarrow \text { AWB } \end{aligned}$ |  |  |  |  |  |
| Status Affected: | OA, OB, SA, SB |  |  |  |  |  |
| Encoding: | 1100 | 0011 | A0xx | yyii | iijj | jjaa |

Clear all 40 bits of the specified accumulator, optionally prefetch operands in preparation for a MAC type instruction and optionally store the non-specified accumulator results. This instruction clears the respective overflow and saturate flags (either OA, SA or OB, SB).
Operands $W x$, Wxd, Wy and Wyd specify optional prefetch operations, which support indirect and register offset addressing, as described in Section 4.14.1 "MAC Prefetches". Operand AWB specifies the optional register direct or indirect store of the convergently rounded contents of the "other" accumulator, as described in Section 4.14.4 "MAC Write Back".

The ' $A$ ' bit selects the other accumulator used for write back.
The ' $x$ ' bits select the prefetch Wxd destination.
The ' $y$ ' bits select the prefetch Wyd destination.
The ' $i$ ' bits select the Wx prefetch operation.
The ' $j$ ' bits select the Wy prefetch operation.
The 'a' bits select the accumulator Write Back destination.
Words: 1
Cycles: 1

Example 1: CLR A, [W8]+=2, W4, W13 ; Clear ACCA
; Load W4 with [W8], post-inc W8 ; Store ACCB to W13

|  | Before Instruction |
| :---: | :---: |
| W4 | F001 |
| W8 | 2000 |
| W13 | C623 |
| ACCA | 0000672345 |
| ACCB | 005420 3BDD |
| Data 2000 | 1221 |
| SR | 0000 |


|  | After <br> Instruction |
| ---: | ---: |
| W4 | 1221 |
| W13 | 2002 |
| ACCA | 0000000000 |
| ACCB | 0054203 BDD |
| Data 2000 | 1221 |
|  | 0000 |
|  |  |

Example 2: CLR B, [W8]+=2, W6, [W10]+=2, W7, [W13]+=2 ; Clear ACCB


|  | After <br> Instruction |
| ---: | ---: |
| W6 | 1221 |
| W8 | FF80 |
| W10 | 2002 |
| W13 | 3002 |
| ACCA | 00000672345 |
| ACCB | 0000000000 |
| Data 2000 | 1221 |
| Data 3000 | FF80 |
| Data 4000 | 0067 |
| SR | 0000 |



COM

## Complement f

| Syntax: | \{label:\} | COM $\{. \mathrm{B}$ \} | \{,WREG\} |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\mathrm{f} \in$ [0 ... 8191] |  |  |  |  |  |
| Operation: | $\overline{(f)} \rightarrow$ destination designated by D |  |  |  |  |  |
| Status Affected: | N, Z |  |  |  |  |  |
| Encoding: | 1110 | 1110 | 1BDf | ffff | ffff | ffff |

Compute the 1's complement of the contents of the file register and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $D$ ' bit selects the destination (' 0 ' for WREG, ' 1 ' for file register). The ' $f$ ' bits select the address of the file register.

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . W extension to denote a word operation, but it is not required.
2: The WREG is set to working register W0.
Words: $\quad 1$

Cycles: $\quad 1$

Example 1: COM.b RAM200 ; COM RAM200 (Byte mode)

| Before <br> Instruction | After <br> Instruction |
| ---: | ---: |
| RAM200 | 80 FF |
| SR | 0000 |
| RAM200 | 8000 |
|  |  |

Example 2: COM RAM400, WREG ; COM RAM400 and store to WREG
; (Word mode)

| Before <br> Instruction |  |
| ---: | ---: |
| WREG | 1211 |
| RAM400 | 0823 |
|  | 0000 |
|  |  |


| After Instruction |  |
| :---: | :---: |
|  |  |
| WREG | F7DC |
| RAM400 | 0823 |
| SR | 0008 |

COM

## Complement Ws

| Syntax: | \{label: $\}$ | COM $\{. \mathrm{B}\}$ | Ws, <br> [Ws], <br> [Ws++], <br> [Ws--], <br> [++Ws], <br> [--Ws], | Wd <br> [Wd] <br> [Wd++] <br> [Wd--] <br> [++Wd] <br> [--Wd] |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\begin{aligned} & W s \in[W 0 \ldots \text { W15] } \\ & \text { Wd } \in[W 0 \ldots \text { W15] } \end{aligned}$ |  |  |  |  |  |
| Operation: | $\overline{(W s)} \rightarrow \mathrm{Wd}$ |  |  |  |  |  |
| Status Affected: | N, Z |  |  |  |  |  |
| Encoding: | 1110 | 1010 | 18qq | qddd | dppp | ssss |
| Description: | Compute the 1 's complement of the contents of the source register Ws and place the result in the destination register Wd. Either register direct or indirect addressing may be used for both Ws and Wd. |  |  |  |  |  |
|  | The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The ' $q$ ' bits select the destination Address mode. <br> The 'd' bits select the destination register. <br> The ' $p$ ' bits select the source Address mode. <br> The ' $s$ ' bits select the source register. |  |  |  |  |  |

Note: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
Words: 1
Cycles: 1

Example 1: COM.B [W0++], [W1++] ; COM [W0] and store to [W1] (Byte mode) ; Post-increment W0, W1

Syntax:
\{label: $\mathrm{CP}\{. \mathrm{B}\} \quad \mathrm{f}$

Operands: $\quad f \in[0$...8191 $]$
Operation: (f) - (WREG)
Status Affected:
DC, N, OV, Z, C
Encoding:
Description:

| 1110 | 0011 | 0B0f | ffff | ffff | ffff |
| :---: | :---: | :---: | :---: | :---: | :---: |

Compute (f) - (WREG) and update the STATUS register. This instruction is equivalent to the SUBWF instruction, but the result of the subtraction is not stored.

The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The ' $f$ ' bits select the address of the file register.

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . W extension to denote a word operation, but it is not required.
2: The WREG is set to working register W0.
Words: $\quad 1$
Cycles: $\quad 1$

Example 1: CP.B RAM400 ; Compare RAM400 with WREG (Byte mode)

| Before Instruction |  | After Instruction |  |  |
| :---: | :---: | :---: | :---: | :---: |
| WREG | 8823 | WREG | 8823 |  |
| RAM400 | 0823 | RAM400 | 0823 |  |
| SR | 0000 | SR | 0002 | $(Z=1)$ |
| Example 2: $\quad \mathrm{CP}$ | 0x1200 | ; Compa | e (0x1 | 200) |
| Before After <br> Instruction Instruction |  |  |  |  |
| WREG | 2377 | WREG | 2377 |  |
| Data 1200 | 2277 | Data 1200 | 2277 |  |
| SR | 0000 | SR | 0008 | ( $\mathrm{N}=1$ ) |

Syntax:

Operands:

Operation:
Status Affected:
Encoding:
Description:
\{label:\} CP\{.B $\quad \mathrm{Wb}, \quad$ \#lit5
$\mathrm{Wb} \in[\mathrm{W} 0 \ldots \mathrm{~W} 15]$ lit5 $\in[0$... 31]
(Wb) - lit5
DC, N, OV, Z, C

| 1110 | 0001 | 0www | wB00 | 011 k | kkkk |
| :---: | :---: | :---: | :---: | :---: | :---: |

Compute (Wb) - lit5, and update the STATUS register. This instruction is equivalent to the SUB instruction, but the result of the subtraction is not stored. Register direct addressing must be used for Wb .

The ' $w$ ' bits select the address of the Wb base register.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The ' $k$ ' bits provide the literal operand, a five-bit integer number.

Note: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.

## Words: <br> 1

Cycles: 1

Example 1: CP.B W4, \#0x12 ; Compare W4 with 0x12 (Byte mode)

| Beforenstruction |  |
| :---: | :---: |
|  |  |
| W4 | 7711 |
| SR | 0000 |


| After Instruction |  |  |
| :---: | :---: | :---: |
|  |  |  |
| W4 | 7711 |  |
| SR | 0008 | ( $\mathrm{N}=1$ ) |

Example 2:
CP W4, \#0x12
; Compare W4 with $0 \times 12$ (Word mode)

| Before <br> Instruction |  |
| :--- | ---: | ---: |
| W4 | 7713 |
| SR | 0000 |

After
Instruction

| W4 | 7713 |
| :--- | ---: |
|  | 0000 |

## CP

## Compare Wb with Ws, Set Status Flags

Syntax:
\{label:\} CP\{.B\} Wb, Ws
[Ws]
[Ws++]
[Ws--]
[++Ws]
[--Ws]

Operands: $\quad W b \in[W 0 \ldots W 15]$
Ws $\in$ [W0 ... W15]
Operation:
(Wb) - (Ws)
Status Affected:
DC, N, OV, Z, C

Encoding:
Description:

| 1110 | 0001 | 0www | wB00 | 0ppp | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Compute (Wb) - (Ws), and update the STATUS register. This instruction is equivalent to the SUB instruction, but the result of the subtraction is not stored. Register direct addressing must be used for Wb. Register direct or indirect addressing may be used for Ws.

The ' $w$ ' bits select the address of the Wb source register.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the address of the Ws source register.
Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
Words: 1
Cycles: 1

Example 1: CP.B W0, [W1++] ; Compare [W1] with wo (Byte mode)
; Post-increment W1

|  | Before <br> Instruction |
| ---: | ---: |
| W0 | ABA9 |
| D1 | 2000 |
|  | D004 |
|  | 000 |
|  |  |



Example 2: $\quad$ CP $\quad$ W5, W6

| Before |  |
| :---: | :---: |
| W5 | 2334 |
| W6 | 8001 |
| SR | 0000 |

; Compare W6 with W5 (Word mode)

| After Instruction |  |  |
| :---: | :---: | :---: |
|  |  |  |
| W5 | 2334 | ( $\mathrm{N}, \mathrm{OV}=1$ ) |
| W6 | 8001 |  |
| SR | 000C |  |

CPO
Syntax:
\{label:\}
Compare f with 0x0, Set Status Flags

Operands: $\quad f \in[0$... 8191]
Operation: (f) $-0 \times 0$
Status Affected:
Encoding:
Description:
DC, N, OV, Z, C

| 1110 | 0010 | 0B0f | ffff | ffff | ffff |
| :---: | :---: | :---: | :---: | :---: | :---: |

Compute (f) $-0 \times 0$ and update the STATUS register. The result of the
subtraction is not stored.

The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The ' $f$ ' bits select the address of the file register.

Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
Words: $\quad 1$
Cycles: 1

Example 1: CPO.B RAM100 ; Compare RAM100 with 0x0 (Byte mode)

| Before <br> Instruction |  |
| ---: | ---: |
| RAM100 | 44 C 3 |
|  | 0000 |



Example 2: CP0 0x1FFE ; Compare (0x1FFE) with 0x0 (Word mode)

|  | Before <br> Instruction |
| ---: | ---: |
| Data 1FFE | 0001 |
|  | 0000 |

After
Instruction

| Data 1FFE | 0001 |
| ---: | ---: |
|  | 0000 |

Syntax:

| $\{$ label: $\}$ | CPO\{.B $\}$ | Ws |
| :--- | :--- | :--- |
|  | $[\mathrm{Ws}]$ |  |
|  | $[\mathrm{Ws}++]$ |  |
|  | $[\mathrm{Ws}--]$ |  |
|  |  | $[++\mathrm{Ws}]$ |
|  |  | $[-\mathrm{Ws}]$ |

Operands: $\quad$ Ws $\in$ [W0 ... W15]
Operation:
(Ws) - 0x0000

Status Affected:
Encoding:
Description:
DC, N, OV, Z, C

| 1110 | 0000 | 0000 | 0B00 | 0ppp | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Compute (Ws) - 0x0000 and update the STATUS register. The result of the subtraction is not stored. Register direct or indirect addressing may be used for Ws.

The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $p$ ' bits select the source Address mode.
The 's' bits select the address of the Ws source register.
Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . W extension to denote a word operation, but it is not required.
Words: $\quad 1$
Cycles: $\quad 1$

Example 1: CPO.B [W4--] ; Compare [W4] with 0 (Byte mode)
; Post-decrement W4

|  | Before <br> Instruction |
| ---: | ---: |
| W4 | 1001 |
| Data 1000 | 0034 |
|  | 0000 |

Example 2: CPO [--W5] ; Compare [--W5] with 0 (Word mode)

| Before <br> Instruction |  |
| ---: | ---: |
| W5 | 2400 |
| Data 23FE | 9000 |
|  | 0000 |


| After Instruction |  |  |
| :---: | :---: | :---: |
|  |  |  |
| W5 | 23FE |  |
| Data 23FE | 9000 |  |
| SR | 0008 | $(\mathrm{N}=1)$ |

## CPB

Syntax:

Operands
$\mathrm{f} \in$ [0 ...8191]
Operation:
Status Affected:
Encoding:
Description:
( $)$ (WREG) - ( $\overline{\mathrm{C}})$
DC, N, OV, Z, C

Compare f with WREG using Borrow, Set Status Flags
\{label: $\mathrm{CPB}\{. \mathrm{B}\} \quad \mathrm{f}$

| 1110 | 0011 | $180 \pm$ | ffff | ffff | ffff |
| :--- | :--- | :--- | :--- | :--- | :--- |

Compute (f) - (WREG) - ( $\overline{\mathrm{C}})$, and update the STATUS register. This instruction is equivalent to the SUBB instruction, but the result of the subtraction is not stored.

The ' $B$ ' bit selects byte or word operation ('0' for word, ' 1 ' for byte). The ' $f$ ' bits select the address of the file register.

Note 1: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a . W extension to denote a word operation, but it is not required.
2: The WREG is set to working register W0.
3: The $Z$ flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear Z.

Words: 1
Cycles: 1

1
1

Example 1: CPB.B RAM400 ; Compare RAM400 with WREG using $C$ (Byte mode)

| Before Instruction |  | After Instruction |  |  |
| :---: | :---: | :---: | :---: | :---: |
| WREG | 8823 | WREG | 8823 |  |
| RAM400 | 0823 | RAM400 | 0823 |  |
| SR | 0000 | SR | 0008 | ( $\mathrm{N}=1$ ) |

Example 2: CPB $0 \times 1200$; Compare ( $0 \times 1200$ ) with WREG using $C$ (Word mode)

| Before Instruction |  | After Instruction |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| WREG | 2377 |  | REG | 2377 |  |
| Data 1200 | 2377 |  | 200 | 2377 |  |
| SR | 0001 | ( $C=1$ ) | SR | 0001 | $(C=1)$ |

## CPB

Syntax:
\{label: $\} \quad \mathrm{CPB}\{. \mathrm{B}\} \quad \mathrm{Wb}, \quad$ \#lit5

Operands: $\quad W b \in[W 0 \ldots W 15]$
lit5 $\in[0 \ldots 31]$
Operation: $\quad(\mathrm{Wb})-\operatorname{lit5}-(\overline{\mathrm{C}})$
Status Affected:
DC, N, OV, Z, C
Encoding:
Description:

| 1110 | 0001 | 1 www | wB00 | 011 k | kkkk |
| :---: | :---: | :---: | :---: | :---: | :---: |

Compute (Wb) - lit5 - ( $\overline{\mathrm{C}}$ ), and update the STATUS register. This instruction is equivalent to the SUBB instruction, but the result of the subtraction is not stored. Register direct addressing must be used for Wb.

The ' $w$ ' bits select the address of the Wb source register.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $k$ ' bits provide the literal operand, a five bit integer number.
Note 1: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .w extension to denote a word operation, but it is not required.
2: The $Z$ flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear $Z$.
Words: $\quad 1$

Cycles: 1

Example 1: CPB.B $W 4, \# 0 \times 12$; Compare $W 4$ with $0 \times 12$ using $C$ (Byte mode)

| Before Instruction |  |  | After Instruction |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| W4 | 7711 |  | W4 | 7711 |  |
| SR | 0001 | ( $\mathrm{C}=1$ ) | SR | 0008 | ( $\mathrm{N}=1$ ) |

Example 2: CPB.B W4, \#0x12 ; Compare W4 with 0x12 using C (Byte mode)


Example 3: CPB W12, \#0x1F ; Compare W12 with 0x1F using $C$ (Word mode)

| Before Instruction |  |  | After Instruction |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| W12 | 0020 |  | W12 | 0020 |  |
| SR | 0002 | $(Z=1)$ | SR | 0003 | ( $\mathrm{Z}, \mathrm{C}=1$ ) |

Example 4: CPB W12, \#0x1F ; Compare W12 with 0x1F using $C$ (Word mode)


CPB
Compare Ws with Wb using Borrow, Set Status Flags

| Syntax: | \{label:\} | CPB $\{. \mathrm{B}\}$ | Wb, | Ws <br> [Ws] <br> [Ws++] <br> [Ws--] <br> [++Ws] <br> [--Ws] |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\begin{aligned} & W b \in[W 0 ~ . . . W 15] \\ & W s \in[W 0 ~ . . . ~ W 15] ~ \end{aligned}$ |  |  |  |  |  |
| Operation: | $(\mathrm{Wb})-(\mathrm{Ws})-(\overline{\mathrm{C}})$ |  |  |  |  |  |
| Status Affected: | DC, N, OV, Z, C |  |  |  |  |  |
| Encoding: | 1110 | 0001 | 1 www | wB00 | 0ppp | ssss |
| Description: | Compute $(\mathrm{Wb})-(\mathrm{Ws})-(\overline{\mathrm{C}})$, and update the STATUS register. This instruction is equivalent to the SUBB instruction, but the result of the subtraction is not stored. Register direct addressing must be used for Wb. Register direct or indirect addressing may be used for Ws. |  |  |  |  |  |

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.
2: The $Z$ flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear Z.

Words: $\quad 1$
Cycles: 1

Example 1: CPB.B wo, [W1++] ; Compare [W1] with wo using $\mathbb{C}$ (Byte mode) ; Post-increment W1

| Before Instruction |  | After Instruction |  |  |
| :---: | :---: | :---: | :---: | :---: |
| W0 | ABA9 | W0 | ABA9 |  |
| W1 | 1000 | W1 | 1001 |  |
| Data 1000 | D0A9 | Data 1000 | D0A9 |  |
| SR | 0002 | SR | 0008 | ( $\mathrm{N}=1$ ) |

Example 2: CPB.B W0, [W1++] ; Compare [W1] with wo using $C$ (Byte mode) ; Post-increment W1


## dsPIC30F/33F Programmer's Reference Manual

Example 3: CPB W4, W5 ; Compare W5 with W4 using $C$ (Word mode)

| Before <br> Instruction |  |
| :---: | :---: |
|  |  |
| W4 | 4000 |
| W5 | 3000 |
| SR | 0001 |


| After Instruction |  |
| :---: | :---: |
|  |  |
| W4 | 4000 |
| W5 | 3000 |
| SR | 0001 |

## CPSEQ

Compare Wb with Wn, Skip if Equal (Wb = Wn)

| Syntax: | \{label:\} CPSEQ\{.B\} Wb, |  |  | Wn |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\begin{aligned} & W b \in[W 0 ~ . . . ~ W 15] ~ \\ & W n \in[W 0 ~ . . . ~ W 15] ~ \end{aligned}$ |  |  |  |  |  |
| Operation: | $\begin{aligned} & (W b)-(W n) \\ & \text { Skip if }(W b)=(W n) \end{aligned}$ |  |  |  |  |  |
| Status Affected: | None |  |  |  |  |  |
| Encoding: | 1110 | 0111 | 1 www | wB00 | 0000 | ssss |

Description:
Compare the contents of Wb with the contents of Wn by performing the subtraction $(\mathrm{Wb})-(\mathrm{Wn})$, but do not store the result. If $(\mathrm{Wb})=(\mathrm{Wn})$, the next instruction (fetched during the current instruction execution) is discarded and on the next cycle, a NOP is executed instead. If $(\mathrm{Wb}) \neq(\mathrm{Wn})$, the next instruction is executed as normal.

The ' $w$ ' bits select the address of the Wb source register.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The ' $s$ ' bits select the address of the Ws source register.

Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a .w extension to denote a word operation, but it is not required.
Words: $\quad 1$
Cycles: $\quad 1$ (2 or 3 if skip taken)


Example 2: 018000 HERE: CPSEQ W4, W8 ; If W4 = W8 (Word mode),
018002 CALL _FIR ; skip the subroutine call

018006 ..
018008 ...

| Before Instruction |  |
| :---: | :---: |
|  |  |
| PC | 018000 |
| W4 | 3344 |
| W8 | 3344 |
| SR | 0002 |


| After Instruction |  |  |
| :---: | :---: | :---: |
| PC | 018006 |  |
| W4 | 3344 |  |
| W8 | 3344 |  |
| SR | 0002 | $(Z=1)$ |

CPSGT
Signed Compare Wb with Wn, Skip if Greater Than (Wb $>\mathbf{W n}$ )
Syntax:
\{label:\} CPSGT\{.B\} $\mathrm{Wb}, \quad \mathrm{Wn}$

Operands
$\mathrm{Wb} \in[\mathrm{W0} 0 . . \mathrm{W} 15]$ $W n \in[W 0 \ldots$... $W 15]$
Operation:
(Wb) - (Wn)
Skip if $(\mathrm{Wb})>(\mathrm{Wn})$
Status Affected:
None
Encoding:
Description:

| 1110 | 0110 | 0www | wB00 | 0000 | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Compare the contents of Wb with the contents of Wn by performing the subtraction $(\mathrm{Wb})-(\mathrm{Wn})$, but do not store the result. If $(\mathrm{Wb})>(\mathrm{Wn})$, the next instruction (fetched during the current instruction execution) is discarded and on the next cycle, a NOP is executed instead. Otherwise, the next instruction is executed as normal.

The ' $w$ ' bits select the address of the Wb source register.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The 's' bits select the address of the Ws source register.
Note: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
Words: $\quad 1$
Cycles: $\quad 1$ (2 or 3 if skip taken)

| Example 1: | 002000 HERE: | CPSGT.B | W0, W1; If W0 > W1 (Byte mode), |
| :---: | :---: | :---: | :---: |
|  | 002002 | GOTO | BYPASS ; skip the GOTO |
|  | 002006 | - . |  |
|  | 002008 | - - . |  |
|  | 00200A BYPASS | . . . |  |
|  | 00200C | . . |  |



Example 2: 018000 HERE: CPSGT W4, W5 ; If W4 > W5 (Word mode),
018002 CALL _FIR ; skip the subroutine call
018006 ...

018008 ...


CPSLT
Syntax:

Operands:

Operation:

Status Affected:
Encoding:
Description:

Signed Compare Wb with Wn, Skip if Less Than (Wb < Wn)
$\{$ label: $\} \quad \mathrm{CPSLT}\{. \mathrm{B}\} \mathrm{Wb}, \quad \mathrm{Wn}$
$W b \in[W 0 \ldots$ W15]
$\mathrm{Wn} \in[\mathrm{WO}$ W15]
(Wb) - (Wn)
Skip if $(\mathrm{Wb})<(\mathrm{Wn})$
None

| 1110 | 0110 | 1www | wB00 | 0000 | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Compare the contents of Wb with the contents of Wn by performing the
subtraction $(\mathrm{Wb})-(\mathrm{Wn})$, but do not store the result. If $(\mathrm{Wb})<(\mathrm{Wn})$, the next instruction (fetched during the current instruction execution) is discarded and on the next cycle, a NOP is executed instead. Otherwise, the next instruction is executed as normal.

The ' $w$ ' bits select the address of the Wb source register.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $s$ ' bits select the address of the Ws source register.
Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

Words: 1
Cycles: $\quad 1$ (2 or 3 if skip taken)

Example 1: 002000 HERE: CPSLT.B W8, W9 ; If W8 < W9 (Byte mode),
002002 GOTO BYPASS ; skip the GOTO
002006
002008 . . .
00200A BYPASS: . . .
00200 C
After

| Instruction |  |
| :---: | :---: |
| PC | 002002 |
| W8 | 00FF |
| W9 | 26FE |
| SR | 0008 |

Example 2: 018000 HERE: CPSLT W3, W6 ; If W3 < W6 (Word mode),
018002 CALL _FIR ; skip the subroutine call

018008 . .

Before

|  | Before <br> Instruction |
| ---: | ---: |
| PC | 018000 |
| W3 | 2600 |
| W6 | 3000 |
|  |  |
|  |  |


|  | After <br> Instruction |
| ---: | ---: |
| PC | 018006 |
| W3 | 2600 |
| W6 | 3000 |
| SR | 0000 |
|  |  |

CPSNE
Syntax:

Operands:
$\mathrm{Wb} \in[\mathrm{W} 0 \ldots$... W 15$]$
$W n \in[W 0 \ldots W 15]$
Operation:
(Wb) - (Wn)
Skip if $(\mathrm{Wb}) \neq(\mathrm{Wn})$
Status Affected:
Encoding:
Description:

## None

| 1110 | 0111 | $0 w w w$ | wB00 | 0000 | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Compare the contents of Wb with the contents of Wn by performing the subtraction $(\mathrm{Wb})-(\mathrm{Wn})$, but do not store the result. If $(\mathrm{Wb}) \neq(\mathrm{Wn})$, the next instruction (fetched during the current instruction execution) is discarded and on the next cycle, a NOP is executed instead. Otherwise, the next instruction is executed as normal.

The ' $w$ ' bits select the address of the Wb source register.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $s$ ' bits select the address of the Ws source register.
Note: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a . W extension to denote a word operation, but it is not required.
Words: $\quad 1$
Cycles: $\quad 1$ (2 or 3 if skip taken)


## DAW.B



DEC
Syntax:

## Decrement f

Operands: $\quad f \in[0 \ldots 8191]$
Operation: (f) $-1 \rightarrow$ destination designated by $D$
Status Affected: DC, N, OV, Z, C
Encoding:
Description:

| 1110 | 1101 | OBDf | ffff | ffff | ffff |
| :--- | :--- | :--- | :--- | :--- | :--- |

Subtract one from the contents of the file register and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The ' $D$ ' bit selects the destination (' 0 ' for WREG, ' 1 ' for file register). The ' $f$ ' bits select the address of the file register.

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . W extension to denote a word operation, but it is not required.
2: The WREG is set to working register W0.

| Words: | 1 |
| :--- | :--- |
| Cycles: | 1 |

Example 1: DEC.B $0 \times 200$; Decrement ( $0 \times 200$ ) (Byte mode)

| Before Instruction |  | After Instruction |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Data 200 | 80FF | Data 200 | 80FE |  |
| SR | 0000 | SR | 0009 | ( $\mathrm{N}, \mathrm{C}=1$ ) |

Example 2: DEC RAM400, WREG ; Decrement RAM400 and store to WREG ; (Word mode)

|  | $\begin{array}{c}\text { Before }\end{array}$ |
| ---: | ---: |
| Instruction |  |$)$


|  | After <br> Instruction |
| ---: | ---: |
| WREG | 0822 |
| RAM400 | 0823 |
|  | 0000 |
|  |  |

## DEC

Decrement Ws

| Syntax: | \{label:\} | DEC\{.B $\}$ | Ws, | Wd |
| :--- | :--- | :--- | :--- | :--- |
|  |  | $[\mathrm{Ws}]$, | $[\mathrm{Wd}]$ |  |
|  |  | $[\mathrm{Ws}++]$, | $[\mathrm{Wd}++]$ |  |
|  |  | $[\mathrm{Ws}--\mathrm{-}$, | $[\mathrm{Wd}--]$ |  |
|  |  | $[++\mathrm{Ws}]$, | $[++\mathrm{Wd}]$ |  |
|  |  | $[-\mathrm{Ws}]$, | $[-\mathrm{Wd}]$ |  |

Operands: $\quad W s \in[W 0 \ldots W 15]$ Wd $\in$ [W0 ... W15]

Operation:
(Ws) - $1 \rightarrow \mathrm{Wd}$
Status Affected:
DC, N, OV, Z, C
Encoding:
Description:
Subtract one from the contents of the source register Ws and place the result in the destination register Wd. Either register direct or indirect addressing may be used by Ws and Wd.

The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $q$ ' bits select the destination Address mode.
The ' $d$ ' bits select the destination register.
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . W extension to denote a word operation, but it is not required.
Words: 1
Cycles: 1

Example 1: DEC.B [W7++], [W8++] ; DEC [W7] and store to [W8] (Byte mode) ; Post-increment W7, W8

| Before Instruction |  | After Instruction |  |
| :---: | :---: | :---: | :---: |
| W7 | 2301 | W7 | 2302 |
| W8 | 2400 | W8 | 2401 |
| Data 2300 | 5607 | Data 2300 | 5607 |
| Data 2400 | ABCD | Data 2400 | AB55 |
| SR | 0000 | SR | 0000 |

Example 2: DEC W5, [W6++] ; Decrement W5 and store to [W6] (Word mode)
; Post-increment W6

|  | Before <br> Instruction |
| ---: | ---: |
| W5 | D004 |
| Data 2000 | 2000 |
|  | ABA9 |
|  | 0000 |


| After Instruction |  |  |
| :---: | :---: | :---: |
| W5 | D004 |  |
| W6 | 2002 |  |
| Data 2000 | D003 |  |
| SR | 0009 | ( $\mathrm{N}, \mathrm{C}=1$ ) |


| Syntax: | \{label:\} | DEC2\{.B\} f |  | \{,WREG\} |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\mathrm{f} \in$ [0 ... 8191] |  |  |  |  |  |
| Operation: | (f) $-2 \rightarrow$ destination designated by D |  |  |  |  |  |
| Status Affected: | DC, N, OV, Z, C |  |  |  |  |  |
| Encoding: | 1110 | 1101 | 1BDf | ffff | ffff | ffff |

Description: Subtract two from the contents of the file register and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The ' B ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $D$ ' bit selects the destination (' 0 ' for WREG, ' 1 ' for file register). The ' $f$ ' bits select the address of the file register.

Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

| Words: | 1 |
| :--- | :--- |
| Cycles: | 1 |

Example 1: DEC2.B $0 \times 200$; Decrement ( $0 \times 200$ ) by 2 (Byte mode)

| Before Instruction |  | After Instruction |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| Data 200 | 80FF | Data 200 | 80FD |  |
| SR | 0000 | SR | 0009 | ( $\mathrm{N}, \mathrm{C}=1$ ) |

Example 2: DEC2 RAM400, WREG ; Decrement RAM400 by 2 and ; store to WREG (Word mode)

|  | Before <br> Instruction |
| ---: | ---: |
| WREG | 1211 |
| RAM400 | 0823 |
|  | 0000 |
|  |  |


|  | After <br> Instruction |
| ---: | ---: |
| WREG | 0821 |
| RAM400 | 0823 |
|  | 0000 |

## DEC2

Decrement Ws by 2

| Syntax: | $\{$ label: $\}$ | DEC2\{.B\} | Ws, |
| :--- | :--- | :--- | :--- |
|  |  | Wd |  |
|  |  | $[\mathrm{Ws}]$, | $[\mathrm{Wd}]$ |
|  | $[\mathrm{Ws}++]$, | $[\mathrm{Wd}++]$ |  |
|  |  | $[\mathrm{Ws}--]$, | $[\mathrm{Wd}--]$ |
|  |  | $[++\mathrm{Ws}]$, | $[++\mathrm{Wd}]$ |
|  |  | $[--\mathrm{Ws}]$, | $[--\mathrm{Wd}]$ |


| Operands: | $\begin{aligned} & \mathrm{Ws} \in[\mathrm{WC} \\ & \mathrm{Wd} \in[\mathrm{~W} \end{aligned}$ | V15] W15] |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operation: | (Ws) - 2 |  |  |  |  |  |
| Status Affected: | DC, N, O |  |  |  |  |  |
| Encoding: | 1110 | 1001 | 18qq | qddd | dppp | ssss |

Description:
Subtract two from the contents of the source register Ws and place the result in the destination register Wd. Either register direct or indirect addressing may be used by Ws and Wd.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $q$ ' bits select the destination Address mode.
The 'd' bits select the destination register.
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . W extension to denote a word operation, but it is not required.
Words: $\quad 1$
Cycles: 1

Example 1: DEC2.B [W7--], [W8--]; DEC [W7] by 2, store to [W8] (Byte mode)
; Post-decrement W7, W8


Example 2: DEC2 W5, [W6++] ; DEC W5 by 2, store to [W6] (Word mode)
; Post-increment W6

| Before Instruction |  |
| :---: | :---: |
| W5 | D004 |
| W6 | 1000 |
| Data 1000 | ABA9 |
| SR | 0000 |


| After <br> Instruction |  |  |
| :--- | ---: | :---: |
| W5 | D004 |  |
| W6 | 1002 |  |
| Data 1000 | D002 |  |
|  | 0009 |  |
| (N, C $=1)$ |  |  |

Syntax:
\{label:\} DISI \#lit14

Operands:
lit14 $\in$ [0 ... 16383]
Operation:
lit14 $\rightarrow$ DISICNT
$1 \rightarrow$ DISI
Disable interrupts for (lit14 + 1) cycles
Status Affected:
None
Encoding:
Description:

| 1111 | 1100 | $00 k k$ | kkkk | kkkk | kkkk |
| :---: | :---: | :---: | :---: | :---: | :---: |

Disable interrupts of priority 0 through priority 6 for (lit14 +1) instruction cycles. Priority 0 through priority 6 interrupts are disabled starting in the cycle that DISI executes, and remain disabled for the next (lit 14) cycles. The lit14 value is written to the DISICNT register, and the DISI flag (INTCON2<14>) is set to ' 1 '. This instruction can be used before executing time critical code, to limit the effects of interrupts.

Note: This instruction does not prevent priority 7 interrupts and traps from running. See the "dsPIC30F Family Reference Manual" (DS70046) for details.
Words: 1
Cycles: 1

Example 1: 002000 HERE: DISI \#100 ; Disable interrupts for 101 cycles 002002 ; next 100 cycles protected by DISI

|  | Before <br> Instruction |
| ---: | ---: |
| PISICNT | 002000 |
| DISTON2 | 0000 |
|  | 0000 |
|  | 0000 |


|  | After <br> Instruction |
| ---: | ---: |
|  | 002002 |
|  | 0100 |
|  | DISICNT |
| INTCON2 | 4000 |
|  | 0000 |
|  |  |

DIV.S

Syntax:

Operands: $\quad W m \in[W 0$... W15] for word operation
$\mathrm{Wm} \in[\mathrm{W} 0, \mathrm{~W} 2, \mathrm{~W} 4 \ldots \mathrm{~W} 14]$ for double operation
$\mathrm{Wn} \in$ [W2 ... W15]
Operation: $\quad$ For word operation (default):
$\mathrm{Wm} \rightarrow$ WO
If $(\mathrm{Wm}<15>=1):$ $0 \times F F F F \rightarrow \bar{W} 1$
Else:

$$
0 \times 0 \rightarrow W 1
$$

W1:W0 / Wn $\rightarrow$ W0
Remainder $\rightarrow$ W1
For double operation (DIV.SD):
$\mathrm{Wm}+1: \mathrm{Wm} \rightarrow \mathrm{W} 1: \mathrm{W} 0$
$\mathrm{W} 1: \mathrm{W} 0 / \mathrm{Wn} \rightarrow \mathrm{W} 0$
Remainder $\rightarrow$ W1
Status Affected:
Encoding:
Description:

## Signed Integer Divide

| $\{$ label: $\}$ | DIV.S\{W\} | $\mathrm{Wm}, \mathrm{Wn}$ |
| :--- | :--- | :--- |
|  | DIV.SD | $\mathrm{Wm}, \mathrm{Wn}$ |

## N, OV, Z, C

| 1101 | 1000 | $0 t t \mathrm{t}$ | tvvv | vW00 | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Iterative, signed integer divide, where the dividend is stored in Wm (for a 16-bit by 16 -bit divide) or $\mathrm{Wm}+1: \mathrm{Wm}$ (for a 32-bit by 16 -bit divide) and the divisor is stored in Wn. In the default word operation, Wm is first copied to W0 and sign-extended through W1 to perform the operation. In the double operation, $\mathrm{Wm}+1: \mathrm{Wm}$ is first copied to $\mathrm{W} 1: \mathrm{W0}$. The 16 -bit quotient of the divide operation is stored in WO, and the 16-bit remainder is stored in W 1 .

This instruction must be executed 18 times using the REPEAT instruction (with an iteration count of 17) to generate the correct quotient and remainder. The N flag will be set if the remainder is negative and cleared otherwise. The OV flag will be set if the divide operation resulted in an overflow and cleared otherwise. The $Z$ flag will be set if the remainder is ' 0 ' and cleared otherwise. The C flag is used to implement the divide algorithm and its final value should not be used.

The ' t ' bits select the most significant word of the dividend for the double operation. These bits are clear for the word operation.
The ' $v$ ' bits select the least significant word of the dividend.
The 'W' bit selects the dividend size (' 0 ' for 16 -bit, ' 1 ' for 32 -bit).
The ' $s$ ' bits select the divisor register.
Note 1: The extension . D in the instruction denotes a double word (32-bit) dividend rather than a word dividend. You may use a . W extension to denote a word operation, but it is not required.
2: Unexpected results will occur if the quotient can not be represented in 16 bits. When this occurs for the double operation (DIV.SD), the OV status bit will be set and the quotient and remainder should not be used. For the word operation (DIV.S), only one type of overflow may occur ( $0 x 8000 / 0 x F F F F=+32768$ or $0 x 00008000$ ), which allows the OV status bit to interpret the result.
3: Dividing by zero will initiate an arithmetic error trap during the first cycle of execution.
4: This instruction is interruptible on each instruction cycle boundary.

Words:
Cycles: $\quad 18$ (plus 1 for REPEAT execution)

| REPEAT \#17 | ; Execute DIV.S 18 times |
| :--- | :--- |
| DIV.S W3, W4 | $;$ Divide W3 by W4 |
|  |  |
|  | $;$ Store quotient to w0, remainder to W1 |


| Before Instruction |  | After Instruction |  |
| :---: | :---: | :---: | :---: |
| W0 | 5555 | W0 | 013B |
| W1 | 1234 | W1 | 0003 |
| W3 | 3000 | W3 | 3000 |
| W4 | 0027 | W4 | 0027 |
| SR | 0000 | SR | 0000 |

Example 2: REPEAT \#17 ; Execute DIV.SD 18 times DIV.SD W0, W12 ; Divide W1:W0 by W12
; Store quotient to W0, remainder to W1

| Before <br> Instruction |  |
| ---: | ---: |
| W0 | 2500 |
| W1 | FF42 |
| WR | 2200 |
|  | 0000 |
|  |  |


DIV.U

Syntax:

Operands: $\quad W m \in[W 0 \ldots$ W15] for word operation
$\mathrm{Wm} \in[\mathrm{W} 0, \mathrm{~W} 2, \mathrm{~W} 4 \ldots \mathrm{~W} 14]$ for double operation
Wn $\in$ [W2 ... W15]
Operation: For word operation (default):
$\mathrm{Wm} \rightarrow \mathrm{W} 0$
$0 \times 0 \rightarrow \mathrm{~W} 1$
W1:W0/Wn $\rightarrow$ W0
Remainder $\rightarrow$ W1
For double operation (DIV.UD):
$\mathrm{Wm}+1: \mathrm{Wm} \rightarrow \mathrm{W} 1: \mathrm{W} 0$
W1:W0/Wns $\rightarrow$ W0
Remainder $\rightarrow$ W1
Status Affected:
Encoding:
Description:

Words: $\quad 1$
Cycles: 18 (plus 1 for REPEAT execution)

Example 1: REPEAT \#17 ; Execute DIV.U 18 times
DIV.U W2, W4
; Divide W2 by W4
; Store quotient to WO, remainder to W1

|  | Before <br> Instruction |
| :--- | ---: |
| W0 | 5555 |
| W1 | 1234 |
| W2 | 8000 |
| 4 | 0200 |
| SR | 0000 |
|  |  |

After
Instruction


Example 2: REPEAT \#17 ; Execute DIV.UD 18 times
DIV.UD W10, W12 ; Divide W11:W10 by W12
; Store quotient to W0, remainder to W1

| Before Instruction |  |
| :---: | :---: |
| W0 | 5555 |
| W1 | 1234 |
| W10 | 2500 |
| W11 | 0042 |
| W12 | 2200 |
| SR | 0000 |

DIVF
Syntax:

Operands:

Operation:

Status Affected:
Encoding:
Description:

## Fractional Divide

\{label:\}
DIVF
Wm, Wn

Wm $\in$ [W0 ... W15]
$\mathrm{Wn} \in$ [W2 ... W15]
OxO $\rightarrow$ W0
$\mathrm{Wm} \rightarrow \mathrm{W} 1$
W1:W0/Wn $\rightarrow$ W0
Remainder $\rightarrow$ W1
N, OV, Z, C

| 1101 | 1001 | $0 t t t$ | t000 | 0000 | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Iterative, signed fractional 16-bit by 16-bit divide, where the dividend is stored in Wm and the divisor is stored in Wn . To perform the operation, W0 is first cleared and Wm is copied to W1. The 16-bit quotient of the divide operation is stored in W0, and the 16-bit remainder is stored in W1. The sign of the remainder will be the same as the sign of the dividend.

This instruction must be executed 18 times using the REPEAT instruction (with an iteration count of 17) to generate the correct quotient and remainder. The N flag will be set if the remainder is negative and cleared otherwise. The OV flag will be set if the divide operation resulted in an overflow and cleared otherwise. The Z flag will be set if the remainder is ' 0 ' and cleared otherwise. The C flag is used to implement the divide algorithm and its final value should not be used.
The 't' bits select the dividend register.
The ' $s$ ' bits select the divisor register.
Note 1: For the fractional divide to be effective, Wm must be less than Wn . If Wm is greater than or equal to Wn , unexpected results will occur because the fractional result will be greater than or equal to 1.0. When this occurs, the OV status bit will be set and the quotient and remainder should not be used.
2: Dividing by zero will initiate an arithmetic error trap during the first cycle of execution.
3: This instruction is interruptible on each instruction cycle boundary.
Words:
1
Cycles:

Example 1: REPEAT \#17 ; Execute DIVF 18 times
DIVF W8, W9 ; Divide W8 by w9
; Store quotient to wo, remainder to w1

| Before <br> Instruction |  |
| :---: | :---: |
| W0 | 8000 |
| W1 | 1234 |
| W8 | 1000 |
| W9 | 4000 |
| SR | 0000 |


| After Instruction |  |
| :---: | :---: |
|  |  |
| W0 | 2000 |
| W1 | 0000 |
| W8 | 1000 |
| W9 | 4000 |
| SR | 0002 |

Example 2: REPEAT \#17

Before
Instruction

| W0 | 8000 |
| :---: | :---: |
| W1 | 1234 |
| W8 | 1000 |
| W9 | 8000 |
| SR | 0000 |

Example 3: REPEAT \#17

Execute DIVF 18 times
; Divide W8 by W9
; Store quotient to W0, remainder to W1

After
Instruction

| W0 | F000 |
| :---: | :---: |
| W1 | 0000 |
| W8 | 1000 |
| W9 | 8000 |
| SR | 0002 |

; Execute DIVF 18 times
; Divide WO by W1
; Store quotient to wo, remainder to W1

After Instruction


DO
Initialize Hardware Loop Literal
Syntax

Operands

Operation

Status Affected:
Encoding:

Description:
lit14 $\in$ [0 ... 16383]
Expr may be an absolute address, label or expression.

PUSH DO shadows (DCOUNT, DOEND, DOSTART)
(lit14) $\rightarrow$ DCOUNT
(PC) + $4 \rightarrow \mathrm{PC}$
(PC) $\rightarrow$ DOSTART
(PC) + (2 * Slit16) $\rightarrow$ DOEND
Increment $\mathrm{DL}<2: 0>(\mathrm{CORCON}<10: 8>$ )
DA

Initiate a no overhead hardware DO loop, which is executed (lit14 + 1)

Words: 2
Cycles:

Expr is resolved by the linker to a Slit16, where Slit16 $\in[-32768 \ldots+32767]$.

| 0000 | 1000 | 00 kk | kkkk | kkkk | kkkk |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | 0000 | nnnn | nnnn | nnnn | nnnn | times. The DO loop begins at the address following the DO instruction, and ends at the address 2 * Slit16 instruction words away. The 14-bit count value (lit14) supports a maximum loop count value of 16384, and the 16-bit offset value (Slit16) supports offsets of 32 K instruction words in both directions.

When this instruction executes, DCOUNT, DOSTART and DOEND are first PUSHed into their respective shadow registers, and then updated with the new DO loop parameters specified by the instruction. The DO level count, $\mathrm{DL}<2: 0>$ (CORCON<8:10>), is then incremented. After the DO loop completes execution, the PUSHed DCOUNT, DOSTART and DOEND registers are restored, and $\mathrm{DL}<2: 0>$ is decremented.

The ' $k$ ' bits specify the loop count.
The ' $n$ ' bits are a signed literal that specifies the number of instructions offset from the PC to the last instruction executed in the loop.

## Special Features, Restrictions:

The following features and restrictions apply to the DO instruction.

1. Using a loop count of ' 0 ' will result in the loop being executed one time.
2. Using a loop size of $-2,-1$ or 0 is invalid. Unexpected results may occur if these offsets are used.
3. The very last two instructions of the DO loop can NOT be:

- an instruction which changes program control flow
- a DO or REPEAT instruction

Unexpected results may occur if any of these instructions are used.
4. If a hard trap occurs in the second to last instruction or third to last instruction of a DO loop, the loop will not function properly. The hard trap includes exceptions of priority level 13 through level 15 , inclusive.
Note 1: The DO instruction is interruptible and supports 1 level of hardware nesting. Nesting up to an additional 5 levels may be provided in software by the user. See the "dsPIC30F Family Reference Manual" (DS70046) for details.
2: The linker will convert the specified expression into the offset to be used.


| Syntax: | \{label: $\} \quad$ DO $\quad$ Wn, |
| :--- | :--- |
|  |  |
| Operands: | Wn $\in[$ W0 $\ldots$ W15 $]$ |
|  | Expr may be an absolute address, label or expression. |
|  | Expr is resolved by the linker to a Slit16, where Slit16 $\in[-32768 \ldots+32767]$. |
| Operation: | PUSH Shadows (DCOUNT, DOEND, DOSTART) |
|  | $(W n) \rightarrow$ DCOUNT |
|  | (PC) $+4 \rightarrow$ PC |
|  | (PC) $\rightarrow$ DOSTART |
|  | (PC) $+\left(2^{*}\right.$ Slit16) $\rightarrow$ DOEND |
|  | Increment $D L<2: 0>(C O R C O N<10: 8>)$ |

Status Affected:

Encoding: Description:

DA

| 0000 | 1000 | 1000 | 0000 | 0000 | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | 0000 | nnnn | nnnn | nnnn | nnnn |

Initiate a no overhead hardware DO loop, which is executed $(\mathrm{Wn}+1)$ times. The DO loop begins at the address following the DO instruction, and ends at the address 2 * Slit16 instruction words away. The lower 14 bits of Wn support a maximum count value of 16384 , and the 16 -bit offset value (Slit16) supports offsets of 32K instruction words in both directions.

When this instruction executes, DCOUNT, DOSTART and DOEND are first PUSHed into their respective shadow registers, and then updated with the new DO loop parameters specified by the instruction. The DO level count, $\mathrm{DL}<2: 0>$ (CORCON<8:10>), is then incremented. After the DO loop completes execution, the PUSHed DCOUNT, DOSTART and DOEND registers are restored, and $\mathrm{DL}<2: 0>$ is decremented.

The ' $s$ ' bits specify the register Wn that contains the loop count. The ' $n$ ' bits are a signed literal that specifies the number of instructions offset from (PC + 4), which is the last instruction executed in the loop.

Special Features, Restrictions:
The following features and restrictions apply to the DO instruction.

1. Using a loop count of ' 0 ' will result in the loop being executed one time.
2. Using an offset of $-2,-1$ or 0 is invalid. Unexpected results may occur if these offsets are used.
3. The very last two instructions of the DO loop can NOT be:

- an instruction which changes program control flow
- a DO or REPEAT instruction

Unexpected results may occur if these last instructions are used.
4. If a hard trap occurs in the second to last instruction or third to last instruction of a DO loop, the loop will not function properly. The hard trap includes exceptions of priority level 13 through level 15 , inclusive.
Note 1: The DO instruction is interruptible and supports 1 level of nesting. Nesting up to an additional 5 levels may be provided in software by the user. See the "dsPIC30F Family Reference Manual" (DS70046) for details.
2: The linker will convert the specified expression into the offset to be used.

## Words: <br> 2

## Cycles: <br> 2

| Example 1: 0020 | 00 LOOP6: | DO | wo, END6 | ; Initiat | te DO lo |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0020 |  | ADD | W1, W2, W3 | ; First in | instruct |
| 0020 |  |  |  |  |  |
| 0020 |  |  |  |  |  |
| 0020 |  |  |  |  |  |
| 0020 |  | REPEAT | \#6 |  |  |
| 0020 |  | SUB | W2, W3, W |  |  |
| 0020 | 10 END6: | NOP |  | ; Last in <br> ; (Requir | nstruct red NOP |
|  | Before |  |  | After |  |
|  | Instruction |  |  | Instruction |  |
| PC | 002000 |  | PC | 002004 |  |
| W0 | 0012 |  | W0 | 0012 |  |
| DCOUNT | 0000 |  | DCOUNT | 0012 |  |
| DOSTART | FF FFFF |  | DOSTART | 002004 |  |
| DOEND | FF FFFF |  | DOEND | 002010 |  |
| CORCON | 0000 |  | CORCON | 0100 | (DL = 1) |
| SR | 0000 |  | SR | 0080 | (DA = 1) |
| Example 2: 0020 | 00 LOOPA: | DO | W7, ENDA | ; Initiat | te DO lo |
| 0020 |  | SWAP | wo | ; First | instruc |
| 00200 |  | . . . |  |  |  |
| 00200 |  |  |  |  |  |
| 0020 |  |  |  |  |  |
| 0020 | 10 ENDA: | MOV | W1, [W2++ | ; Last in | nstruct |
|  | Before |  |  | After |  |
|  | Instruction |  |  | Instruction |  |
| PC | 002000 |  | PC | 002004 |  |
| W7 | E00F |  | W7 | E00F |  |
| DCOUNT | 0000 |  | DCOUNT | 200F |  |
| DOSTART | FF FFFF |  | DOSTART | 002004 |  |
| DOEND | FF FFFF |  | DOEND | 002010 |  |
| CORCON | 0000 |  | CORCON | 0100 | ( $\mathrm{DL}=1$ ) |
| SR | 0000 |  | SR | 0080 | (DA = 1) |



Description:
Compute the square of Wm , and optionally compute the difference of the prefetch values specified by [Wx] and [Wy]. The results of Wm * Wm are sign-extended to 40 bits and stored in the specified accumulator. The results of $[\mathrm{Wx}]-[\mathrm{Wy}]$ are stored in Wxd , which may be the same as Wm .

Operands Wx, Wxd and Wyd specify the prefetch operations which support indirect and register offset addressing as described in Section 4.14.1 "MAC Prefetches".

The ' $m$ ' bits select the operand register Wm for the square.
The ' $A$ ' bit selects the accumulator for the result.
The ' $x$ ' bits select the prefetch difference Wxd destination.
The ' $i$ ' bits select the Wx prefetch operation.
The ' $j$ ' bits select the Wy prefetch operation.
Words: $\quad 1$
Cycles: $\quad 1$

Example 1: ED $W 4 * W 4, A,[W 8]+=2,[W 10]-=2$, $W 4$; Square $W 4$ to ACCA ; [W8]-[W10] to W4 ; Post-increment W8
; Post-decrement W10

|  | Before <br> Instruction |
| ---: | ---: |
| W4 | 009 A |
| W10 | 1100 |
| ACCA | 2300 |
| Data 1100 | 00 3D0A 0000 |
| Data 2300 | 007 F |
|  | 0028 |
|  | 0000 |


|  | After <br> Instruction |
| ---: | ---: |
| W4 | 0057 |
| W10 | 1102 |
| ACCA | 0000005 CA 4 |
| Data 1100 | 007 F |
| Data 2300 | 0028 |
|  | 0000 |
|  |  |

Example 2: ED $W 5 * W 5, B,[W 9]+=2,[W 11+W 12], W 5$; Square $W 5$ to ACCB
; [W9]-[W11+W12] to W5
; Post-increment W9

|  | Before Instruction |
| :---: | :---: |
| W5 | 43C2 |
| W9 | 1200 |
| W11 | 2500 |
| W12 | 0008 |
| ACCB | 00 28E3 F14C |
| Data 1200 | 6A7C |
| Data 2508 | 2B3D |
| SR | 0000 |


|  | After Instruction |
| :---: | :---: |
| W5 | 3F3F |
| W9 | 1202 |
| W11 | 2500 |
| W12 | 0008 |
| ACCB | 00 11EF 1F04 |
| Data 1200 | 6A7C |
| Data 2508 | 2B3D |
| SR | 0000 |

## EDAC

## Euclidean Distance



Description:
Compute the square of Wm , and also the difference of the prefetch values specified by [Wx] and [Wy]. The results of Wm * Wm are sign-extended to 40 bits and added to the specified accumulator. The results of $[\mathrm{Wx}]-[\mathrm{Wy}]$ are stored in Wxd , which may be the same as Wm .

Operands $W x$, Wxd and Wyd specify the prefetch operations which support indirect and register offset addressing as described in Section 4.14.1 "MAC Prefetches".

The ' $m$ ' bits select the operand register Wm for the square.
The ' $A$ ' bit selects the accumulator for the result.
The ' $x$ ' bits select the prefetch difference $W x d$ destination.
The ' $i$ ' bits select the $W x$ prefetch operation.
The ' $j$ ' bits select the Wy prefetch operation.
Words: 1
Cycles: 1

Example 1: EDAC $\mathrm{W} 4 * W 4, \mathrm{~A},[\mathrm{~W} 8]+=2,[\mathrm{w} 10]-=2$, W4 ; Square W 4 and ; add to ACCA


Example 2: EDAC W5*W5, B, [w9]+=2, [W11+W12], W5 ; Square W5 and add to ACCB [W9]-[W11+W12] to W5 ; Post-increment W9

|  | Before Instruction |
| :---: | :---: |
| W5 | 43C2 |
| W9 | 1200 |
| W11 | 2500 |
| W12 | 0008 |
| ACCB | 00 28E3 F14C |
| Data 1200 | 6A7C |
| Data 2508 | 2B3D |
| SR | 0000 |


|  | After Instruction |
| :---: | :---: |
| W5 | 3F3F |
| W9 | 1202 |
| W11 | 2500 |
| W12 | 0008 |
| ACCB | 00 3AD3 1050 |
| Data 1200 | 6A7C |
| Data 2508 | 2B3D |
| SR | 0000 |



| Syntax: | \{label:\} | FBCL | Ws, [Ws], [Ws++], [Ws--], [++Ws], [--Ws], |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\begin{aligned} & \text { Ws } \in\left[\begin{array}{lll} W 0 & \ldots & \text { W15 } \end{array}\right] \\ & \text { Wnd } \in\left[\begin{array}{lll} W 0 & \ldots & \text { W15 } \end{array}\right] \end{aligned}$ |  |  |  |  |  |
| Operation: | ```Max_Shift = 15 Sign = (Ws) & 0x8000 Temp = (Ws) << 1 Shift = 0 While ( (Shift < Max_Shift) && ( (Temp & 0x8000) == Sign) ) Temp = Temp << 1 Shift = Shift + 1 -Shift }->\mathrm{ (Wnd)``` |  |  |  |  |  |
| Status Affected: | C |  |  |  |  |  |
| Encoding: | 1101 | 1111 | 0000 | 0ddd | dppp | ssss |

## Description:

Find the first occurrence of a one (for a positive value), or zero (for a negative value), starting from the Most Significant bit after the sign bit of Ws and working towards the Least Significant bit of the word operand. The bit number result is sign-extended to 16 bits and placed in Wnd.

The next Most Significant bit after the sign bit is allocated bit number 0 and the Least Significant bit is allocated bit number -14. This bit ordering allows for the immediate use of Wd with the SFTAC instruction for scaling values up. If a bit change is not found, a result of -15 is returned and the $C$ flag is set. When a bit change is found, the C flag is cleared.

The 'd' bits select the destination register.
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note: This instruction operates in Word mode only.
Words: $\quad 1$
Cycles: 1

Example 1: FBCL W1, W9 ; Find 1st bit change from left in W1 ; and store result to w9

|  | Before <br>  <br> Instruction |
| :--- | ---: |
| W1 | 55 FF |
| W9 | FFFF |
| SR | 0000 |
|  |  |


|  | After <br>  <br>  <br> Instruction |
| :--- | ---: |
| W1 | 55 FF |
| W9 | 0000 |
| SR | 0000 |
|  |  |

Example 2: FBCL W1, W9

Before

| Instruction |  |
| :---: | :---: |
| W1 | FFFF |
| W9 | BBBB |
| SR | 0000 |


| After Instruction |  |
| :---: | :---: |
|  |  |
| W1 | FFFF |
| W9 | FFF1 |
| SR | 0001 |

Example 3: $\mathrm{FBCL}[\mathrm{W} 1++]$, W9

```
; Find lst bit change from left in [W1]
; and store result to W9
; Post-increment W1
```

|  | Before |
| ---: | ---: |
| Wnstruction |  |


| After Instruction |  |
| :---: | :---: |
| W1 | 2002 |
| W9 | FFF9 |
| Data 2000 | FF0A |
| SR | 0000 |

FF1L
Find First One from Left


## Section 5. Instruction Descriptions

Example 2: FF1L [W2++], W5 ; Find the 1st one from the left in [W2] ; and store the result to W5
; Post-increment W2

|  | Before <br> Instruction |
| ---: | ---: |
| W2 | 2000 |
| W5 | BBBB |
| Data 2000 | 0000 |
|  | 0000 |
|  |  |

After
Instruction

| Instruction |  |
| ---: | ---: |
| W2 | 2002 |
| W5 | 0000 |
|  | 0000 |
|  |  |
| Data 2000 | 0001 |
| SR |  |

Syntax:

| \{label: $\} \quad$ FF1R | Ws, | Wnd |  |
| :--- | :--- | :--- | :--- |
|  |  | $[\mathrm{Ws}]$, |  |
|  |  | $[\mathrm{Ws}++]$, |  |
|  | $[\mathrm{Ws}--]$, |  |  |
|  |  | $[++\mathrm{Ws}]$, |  |
|  | $[--\mathrm{Ws}]$, |  |  |


| Operands: | Ws $\in[$ W0 $\ldots$ W15 $]$ |
| :--- | :--- |
|  | Wnd $\in[$ W0 ... W15 $]$ |
| Operation: | Max_Shift $=17$ |
|  | Temp $=($ Ws $)$ |
|  | Shift $=1$ |
|  | While $($ (Shift $<$ Max_Shift $) \& \&!($ Temp \& 0x1) $)$ |
|  | Temp $=$ Temp >> 1 |
| Shift $=$ Shift +1 |  |
|  | If $($ Shift $==$ Max_Shift $)$ |
| $0 \rightarrow($ Wnd $)$ |  |
|  | Else |
|  | Shift $\rightarrow$ (Wnd $)$ |

Status Affected:
Encoding:
Description:

Words: $\quad 1$
Cycles: 1

Example 1: FF1R W1, W9 ; Find the 1st one from the right in W1 ; and store the result to w9

| Before Instruction |  |
| :---: | :---: |
|  |  |
| W1 | 000A |
| W9 | BBBB |
| SR | 0000 |


|  | After |
| :--- | ---: |
|  | Instruction |
| W1 | 000 A |
| W9 | 0002 |
| SR | 0000 |

## Section 5. Instruction Descriptions

Example 2: FF1R [W1++], W9 ; Find the 1st one from the right in [W1] ; and store the result to W9
; Post-increment W1

|  | Before <br> Instruction |
| ---: | ---: |
| W1 | 2000 |
| W9 | BBBB |
|  | 8000 |
|  | 0000 |
|  |  |


|  | After <br> Instruction |
| ---: | ---: |
| W1 | 2002 |
| W9 | 0010 |
| Data 2000 | 8000 |
|  | 0000 |
|  |  |

## GOTO

## Unconditional Jump

Syntax: $\quad$ \{label: $\} \quad$ GOTO Expr

| Operands: | Expr may be label or expression (but not a literal). |
| :--- | :--- |
|  | Expr is resolved by the linker to a lit23, where lit23 $\in[0 \ldots 8388606]$. |
| Operation: | lit23 $\rightarrow$ PC <br>  <br> NOP $\rightarrow$ Instruction Register |
| Status Affected: | None |

Encoding:
1st word
2nd word
Description:

| 0000 | 0100 | nnnn | nnnn | nnnn | nnn0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | 0000 | 0000 | 0000 | $0 n n n$ | nnnn |


|  | m |
| :--- | :--- |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
| Words: | 2 |
| Cycles: | 2 |


| Example 1: | 026000 |  | $\begin{aligned} & \text { GOTO } \\ & \text { MOV } \end{aligned}$ | _THERE | ; Jump to _THERE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 026004 |  |  | wo, w1 |  |  |
|  | . |  | . . |  |  |  |
|  |  |  |  |  | ; C | Code execution resumes here |
|  | $\begin{aligned} & 027844 \text { _THERE: } \\ & 027846 \end{aligned}$ |  |  | \#0x400, W2 |  |  |
|  |  |  |  |  |  |  |
|  | Before |  |  | After Instruction |  |  |
|  | Instruction |  |  |  |  |  |
|  | PC | 026000 |  | PC | 027844 |  |
|  | SR | 0000 |  | SR | 0000 |  |

Example 2: 000100 code: ... ; start of code
026000 GOTO _code+2 ; Jump to _code+2

| Before Instruction |  |
| :---: | :---: |
| PC | 026000 |
| SR | 0000 |


|  | $c$ <br> After <br> Instruction |
| :--- | ---: |
|  | 000102 |
|  | 0000 |
|  |  |



INC
Syntax:
\{label:\}
INC\{.B\}
f
\{,WREG\}

Operands: $\quad f \in[0 \ldots 8191]$
Operation: $\quad(\mathrm{f})+1 \rightarrow$ destination designated by D
Status Affected:
Encoding:
Description:
DC, N, OV, Z, C

| 1110 | 1100 | OBDf | ffff | ffff | ffff |
| :---: | :---: | :---: | :---: | :---: | :---: |

Add one to the contents of the file register, and place the result in the
destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The 'D' bit selects the destination (' 0 ' for WREG, ' 1 ' for file register). The ' $f$ ' bits select the address of the file register.

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . W extension to denote a word operation, but it is not required.
2: The WREG is set to working register WO.
Cycles: $\quad 1$

Example 1: INC.B $0 \times 1000$; Increment $0 \times 1000$ (Byte mode)


INC

## Increment Ws

| Syntax: | \{label:\} | INC\{.B\} | Ws, <br> [Ws], <br> [Ws++], <br> [Ws--], <br> [++Ws], <br> [--Ws], | Wd <br> [Wd] <br> [Wd++] <br> [Wd--] <br> [++Wd] <br> [--Wd] |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\begin{aligned} & \mathrm{Ws} \in[\mathrm{W0} \ldots \mathrm{~W} 15] \\ & \mathrm{Wd} \in[\mathrm{W0} \ldots \mathrm{~W} 15] \end{aligned}$ |  |  |  |  |  |
| Operation: | $(\mathrm{Ws})+1 \rightarrow \mathrm{Wd}$ |  |  |  |  |  |
| Status Affected: | DC, N, OV, Z, C |  |  |  |  |  |
| Encoding: | 1110 | 1000 | 0Bqq | qddd | dppp | ssss |
| Description: | Add 1 to the contents of the source register Ws and place the result in the destination register Wd. Register direct or indirect addressing may be used for Ws and Wd. |  |  |  |  |  |
|  | The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). <br> The ' $q$ ' bits select the destination Address mode. <br> The ' $d$ ' bits select the destination register. <br> The ' $p$ ' bits select the source Address mode. <br> The ' $s$ ' bits select the source register. |  |  |  |  |  |

Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a .w extension to denote a word operation, but it is not required.
Words: 1

Cycles:
1

Example 1: INC.B W1, [++W2] ; Pre-increment W2
; Increment W1 and store to W2
; (Byte mode)

|  | Before <br> Instruction |
| ---: | ---: |
| W1 | FF7F |
| W2 | 2000 |
|  | Data |
|  | SRCD |
|  |  |


| After Instruction |  |  |
| :---: | :---: | :---: |
|  |  |  |
| W1 | FF7F |  |
| W2 | 2001 |  |
| Data 2000 | 80CD |  |
| SR | 010C | (DC, N, OV = 1) |

Example 2: INC W1, W2 ; Increment W1 and store to W2
; (Word mode)

|  | Before <br> Instruction |
| :--- | ---: |
| W1 | FF7F |
| W2 | 2000 |
| SR | 0000 |
|  |  |


| After Instruction |  |  |
| :---: | :---: | :---: |
|  |  |  |
| W1 | FF7F |  |
| W2 | FF80 |  |
| SR | 0108 | (DC, $\mathrm{N}=1$ ) |

Syntax:
\{label: $\} \quad$ INC2\{.B $\}$ \{,WREG\}

Operands: $\quad f \in[0 \ldots 8191]$
Operation: (f) $+2 \rightarrow$ destination designated by D
Status Affected:
DC, N, OV, Z, C
Encoding:
Description:

| 1110 | 1100 | $1 B D f$ | ffff | ffff | ffff |
| :---: | :---: | :---: | :---: | :---: | :---: |

Add 2 to the contents of the file register and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The ' B ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The ' $D$ ' bit selects the destination (' 0 ' for WREG, ' 1 ' for file register). The ' $f$ ' bits select the address of the file register.

Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a .w extension to denote a word operation, but it is not required.
Words: 1
Cycles: 1

Example 1: INC2.B $0 x 1000$; Increment $0 x 1000$ by 2 ; (Byte mode)

| Before Instruction |  | After Instruction |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Data 1000 | 8FFF | Data 1000 | 8F01 |  |
| SR | 0000 | SR | 0101 | (DC, C = 1) |

Example 2: INC2 $0 \times 1000$, WREG ; Increment $0 \times 1000$ by 2 and store to WREG
; (Word mode)

|  | Before <br> Instruction |
| ---: | ---: |
| WREG | ABCD |
| Data 1000 | 8 FFF |
|  | 0000 |
|  |  |


| After Instruction |  |  |
| :---: | :---: | :---: |
|  |  |  |
| WREG | 9001 |  |
| Data 1000 | 8FFF |  |
| SR | 0108 | ( $\mathrm{DC}, \mathrm{N}=1$ ) |

INC2

## Increment Ws by 2

| Syntax: | \{label:\} | INC2\{.B\} | Ws, <br> [Ws], <br> [Ws++], <br> [Ws--], <br> [++Ws], <br> [--Ws], | Wd <br> [Wd] <br> [Wd++] <br> [Wd--] <br> [++Wd] <br> [--Wd] |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\begin{aligned} & \mathrm{Ws} \in[\mathrm{~W} 0 \ldots \mathrm{~W} 15] \\ & \mathrm{Wd} \in\left[\begin{array}{l} \mathrm{W} 0 \end{array} \ldots \mathrm{~W} 15\right] \end{aligned}$ |  |  |  |  |  |
| Operation: | $(\mathrm{Ws})+2 \rightarrow \mathrm{Wd}$ |  |  |  |  |  |
| Status Affected: | DC, N, OV, Z, C |  |  |  |  |  |
| Encoding: | 1110 | 1000 | 18qq | qddd | dppp | ssss |
| Description: | Add 2 to the contents of the source register Ws and place the result in the destination register Wd. Register direct or indirect addressing may be used for Ws and Wd. |  |  |  |  |  |
|  | The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The ' $q$ ' bits select the destination Address mode. <br> The 'd' bits select the destination register. <br> The ' $p$ ' bits select the source Address mode. <br> The ' $s$ ' bits select the source register. |  |  |  |  |  |

Note: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .w extension to denote a word operation, but it is not required.
Words: $\quad 1$
Cycles: 1

Example 1: INC2.B W1, [++W2] ; Pre-increment W2
; Increment by 2 and store to W1 ; (Byte mode)

| Before Instruction |  |
| :---: | :---: |
| W1 | FF7F |
| W2 | 2000 |
| Data 2000 | ABCD |
| SR | 0000 |


| After Instruction |  |  |
| :---: | :---: | :---: |
| W1 | FF7F |  |
| W2 | 2001 |  |
| Data 2000 | 81CD |  |
| SR | 010C | (DC, N, OV = 1) |

Example 2: INC2 W1, W2 ; Increment W1 by 2 and store to W2
; (word mode)

|  | Before <br> Instruction |
| :--- | ---: |
| W1 | FF7F |
|  | 2000 |
| WR | 0000 |
|  |  |


| After Instruction |  |  |
| :---: | :---: | :---: |
| W1 | FF7F |  |
| W2 | FF81 |  |
| SR | 0108 | (DC, $\mathrm{N}=1$ ) |

## Inclusive OR f and WREG

|  | \{label:\} | $\operatorname{IOR}\{. \mathrm{B}\}$ | \{,WREG\} |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\mathrm{f} \in$ [0... 8191] |  |  |  |  |  |
| Operation: | (f).IOR.(WREG) $\rightarrow$ destination designated by D |  |  |  |  |  |
| Status Affected: | N, Z |  |  |  |  |  |
| Encoding: | 1011 | 0111 | OBDf | ffff | ffff | ffff |
| Description: | Compute the logical inclusive OR operation of the contents of the working register WREG and the contents of the file register and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register. |  |  |  |  |  |
|  | The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The 'D' bit selects the destination (' 0 ' for WREG, ' 1 ' for file register). The ' $f$ ' bits select the address of the file register. |  |  |  |  |  |

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
2: The WREG is set to working register W0.
Words: $\quad 1$
Cycles: $\quad 1$
Example 1: IOR.B $0 \times 1000$; IOR WREG to ( $0 \times 1000$ ) (Byte mode)

| Before Instruction |  | After Instruction |  |
| :---: | :---: | :---: | :---: |
| WREG | 1234 | WREG | 1234 |
| Data 1000 | FF00 | Data 1000 | FF34 |
| SR | 0000 | SR | 0000 |

Example 2: IOR $0 \times 1000$, WREG ; IOR ( $0 x 1000$ ) to WREG
; (Word mode)

| Before Instruction |  | WREG <br> Data 1000 |  | After Instruction |
| :---: | :---: | :---: | :---: | :---: |
| WREG | 1234 |  |  | 1FBF |
| Data 1000 | 0FAB |  |  | 0FAB |
| SR | 0008 | ( $\mathrm{N}=1$ ) | SR | 0000 |


| Syntax: | \{label:\} | IOR\{.B\} | t10, | Wn |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\begin{aligned} & \text { lit10 } \in[0 \ldots 255] \text { for byte operation } \\ & \text { lit10 } \in[0 \ldots 1023] \text { for word operation } \\ & \mathrm{Wn} \in[\mathrm{~W} 0 \ldots \mathrm{~W} 15] \end{aligned}$ |  |  |  |  |  |
| Operation: | lit10.IOR.(Wn) $\rightarrow$ Wn |  |  |  |  |  |
| Status Affected: | N, Z |  |  |  |  |  |
| Encoding: | 1011 | 0011 | 0Bkk | kkkk | kkkk | dddd |

Compute the logical inclusive OR operation of the 10-bit literal operand and the contents of the working register Wn and place the result back into the working register Wn .

The ' B ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $k$ ' bits specify the literal operand.
The ' $d$ ' bits select the address of the working register.
Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a .w extension to denote a word operation, but it is not required.
2: For byte operations, the literal must be specified as an unsigned value [0:255]. See Section 4.6 "Using 10-bit Literal Operands" for information on using 10-bit literal operands in Byte mode.
Words: $\quad 1$
Cycles: 1

Example 1: IOR.B \#0xAA, W9 ; IOR 0xAA to W9

Before
Instruction
; (Byte mode)

| Before <br> Instruction |  |
| :--- | ---: |
| W9 | 1234 |
|  | 0000 |
|  |  |



Example 2: IOR \#0x2AA, W4
; IOR 0x2AA to W4
; (Word mode)

Before
Instruction

| W4 | A34D |
| :---: | :---: |
| SR | 0000 |


| After Instruction |  | $(N=1)$ |
| :---: | :---: | :---: |
|  |  |  |
| W4 | A3EF |  |
| SR | 0008 |  |

IOR
Inclusive OR Wb and Short Literal

| Syntax: | \{label:\} | IOR\{.B\} | Wb, | \#lit5, | Wd <br> [Wd] <br> [Wd++] <br> [Wd--] <br> [++Wd] <br> [--Wd] |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\begin{aligned} & \text { Wb } \in\left[\begin{array}{l} W 0 \end{array} \ldots\right. \text { W15] } \\ & \text { lit5 } \in[0 \ldots 31] \\ & \text { Wd } \in\left[\begin{array}{l} W 0 \end{array} . . . W 15\right] \end{aligned}$ |  |  |  |  |  |
| Operation: Status Affected: | $\mathrm{N}, \mathrm{Z}$ |  |  |  |  |  |
| Encoding: | 0111 | Owww | wBqq | qddd | d11k | kkkk |
| Description: | The ' $w$ ' bits select the address of the base register. <br> The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). <br> The ' $q$ ' bits select the destination Address mode. <br> The ' $d$ ' bits select the destination register. <br> The ' $k$ ' bits provide the literal operand, a five-bit integer number. |  |  |  |  |  |

Note: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .w extension to denote a word operation, but it is not required.
Words: 1

Cycles: 1
Example 1: IOR.B W1, \#0x5, [W9++] ; IOR W1 and 0x5 (Byte mode)
; Store to [W9]
; Post-increment W9

|  | Before <br> W1 |
| ---: | ---: |
| W9 | AAAA |
|  | 2000 |
| Data 2000 | 0000 |
|  | 0000 |


| After Instruction |  |  |
| :---: | :---: | :---: |
| W1 | AAAA |  |
| W9 | 2001 |  |
| Data 2000 | 00AF |  |
| SR | 0008 | ( $\mathrm{N}=1$ ) |

Example 2: IOR W1, \#0x0, W9 ; IOR W1 with 0x0 (Word mode)
; Store to W9

| Before Instruction |  |
| :---: | :---: |
| W1 | 0000 |
| W9 | A34D |
| SR | 0000 |


| After Instruction |  |  |
| :---: | :---: | :---: |
|  |  |  |
| W1 | 0000 |  |
| W9 | 0000 |  |
| SR | 0002 | $(Z=1)$ |


| \{label:\} | $\operatorname{IOR}\{. \mathrm{B}\}$ | Wb, | Ws, |
| :--- | :--- | :--- | :--- |
|  |  | Wd |  |
|  |  | $[\mathrm{Ws}]$, | $[\mathrm{Wd}]$ |
|  |  | $[\mathrm{Ws}++]$, | $[\mathrm{Wd}++]$ |
|  |  | $[\mathrm{Ws}--]$, | $[\mathrm{Wd}--]$ |
|  |  | $[++\mathrm{Ws}]$, | $[++\mathrm{Wd}]$ |
|  |  |  | $[--\mathrm{Ws}]$, |
|  |  | $[-\mathrm{Wd}]$ |  |

Operands:

|  |
| :---: |
|  |  |
|  |  |

Operation:
(Wb).IOR.(Ws) $\rightarrow$ Wd
Status Affected:
N, Z
Encoding:
Description:

| 0111 | 0 www | wBqq | qddd | dppp | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Compute the logical inclusive OR operation of the contents of the source register Ws and the contents of the base register Wb , and place the result in the destination register Wd. Register direct addressing must be used for Wb. Either register direct or indirect addressing may be used for Ws and Wd.

The ' $w$ ' bits select the address of the base register.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $q$ ' bits select the destination Address mode.
The ' $d$ ' bits select the destination register.
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
Words: $\quad 1$
Cycles: $\quad 1$

Example 1: IOR.B W1, [W5++], [W9++] ; IOR W1 and [W5] (Byte mode) ; Store result to [W9]
; Post-increment W5 and W9

| Before Instruction |  | After Instruction |  |  |
| :---: | :---: | :---: | :---: | :---: |
| W1 | AAAA | W1 | AAAA |  |
| W5 | 2000 | W5 | 2001 |  |
| W9 | 2400 | W9 | 2401 |  |
| Data 2000 | 1155 | Data 2000 | 1155 |  |
| Data 2400 | 0000 | Data 2400 | 00FF |  |
| SR | 0000 | SR | 0008 | ( $\mathrm{N}=1$ ) |

## dsPIC30F/33F Programmer's Reference Manual

Example 2: IOR W1, W5, W9
; IOR W1 and W5 (Word mode)
; Store the result to W9

|  | Before <br>  <br> Instruction |
| :--- | ---: |
| W1 | AAAA |
| W5 | 5555 |
| W9 | A34D |
| SR | 0000 |
|  |  |

After
Instruction

| W1 | AAAA |
| :--- | ---: |
|  |  |
| W5 | 5555 |
|  |  |
| WFFF |  |
| SR |  |
|  |  |


| $\{$ label: $\} \quad$ LAC | Ws, | \{\#Slit4,\} | Acc |  |
| :--- | :--- | :--- | :--- | :--- |
|  | $[\mathrm{Ws}]$, |  |  |  |
|  | $[\mathrm{Ws}++]$, |  |  |  |
|  | $[\mathrm{Ws}--]$, |  |  |  |
|  | $[--\mathrm{Ws}]$, |  |  |  |
|  | $[++\mathrm{Ws}]$, |  |  |  |
|  |  | $[\mathrm{Ws}+\mathrm{Wb}]$, |  |  |

Operands:

$$
\begin{aligned}
& \text { Ws } \in[\text { W0 } \ldots \text { W15 }] \\
& \text { Wb } \in[\text { W0 } \ldots \text { W15] } \\
& \text { Slit } 4 \in[-8 \ldots+7] \\
& \text { Acc } \in[A, B] \\
& \text { Shift }_{\text {Slit } 4}(\text { Extend }(W s)) \rightarrow \operatorname{Acc}(\text { A or B })
\end{aligned}
$$

Operation:
Status Affected:
OA, OB, OAB, SA, SB, SAB
Encoding:
Description:

| 1100 | 1010 | Awww | wrrr | rggg | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Read the contents of the source register, optionally perform a signed 4-bit shift and store the result in the specified accumulator. The shift range is $-8: 7$, where a negative operand indicates an arithmetic left shift and a positive operand indicates an arithmetic right shift. The data stored in the source register is assumed to be 1.15 fractional data and is automatically sign-extended (through bit 39) and zero-backfilled (bits [15:0]), prior to shifting.
The ' $A$ ' bit specifies the destination accumulator.
The ' $w$ ' bits specify the offset register Wb.
The ' $r$ ' bits encode the accumulator pre-shift.
The ' $g$ ' bits select the source Address mode.
The ' $s$ ' bits specify the source register Ws.
Note: If the operation moves more than sign-extension data into the upper Accumulator register (AccxU), or causes a saturation, the appropriate overflow and saturation bits will be set.
Words: $\quad 1$
Cycles: 1

Example 1: LAC [W4++], \#-3, B ; Load ACCB with [W4] << 3
; Contents of [W4] do not change
; Post increment W4
; Assume saturation disabled
; $($ SATB $=0)$

| After Instruction |  |  |
| :---: | :---: | :---: |
| W4 | 2002 |  |
| ACCB | FF 91080000 |  |
| Data 2000 | 1221 |  |
| SR | 4800 | $(\mathrm{OB}, \mathrm{OAB}=1)$ |

Example 2: LAC [--W2], \#7, A ; Pre-decrement W2
; Load ACCA with [W2] >> 7
; Contents of [W2] do not change
; Assume saturation disabled
; $($ SATA $=0)$

|  | Before Instruction |
| :---: | :---: |
| W2 | 4002 |
| ACCA | 005125 ABCD |
| Data 4000 | 9108 |
| Data 4002 | 1221 |
| SR | 0000 |


|  | After <br> Instruction |
| ---: | ---: |
| W2 | 4000 |
| ACCA | FF FF22 1000 |
| Data 4000 4002 | 9108 |
| SR | 1221 |
|  | 0000 |
|  |  |

## Allocate Stack Frame

Syntax:
\{label: $\}$
\#lit14

Operands: $\quad$ lit14 $\in$ [0 ... 16382]
Operation: $\quad(\mathrm{W} 14) \rightarrow(\mathrm{TOS})$
(W15) $+2 \rightarrow$ W15
(W15) $\rightarrow$ W14
$(\mathrm{W} 15)+$ lit14 $\rightarrow$ W15
Status Affected:
Encoding:
Description:
None

| 1111 | 1010 | 00 kk | kkkk | kkkk | kkk0 |
| :---: | :---: | :---: | :---: | :---: | :---: |

This instruction allocates a Stack Frame of size lit14 bytes for a subroutine calling sequence. The Stack Frame is allocated by PUSHing the contents of the Frame Pointer (W14) onto the stack, storing the updated Stack Pointer (W15) to the Frame Pointer and then incrementing the Stack Pointer by the unsigned 14-bit literal operand. This instruction supports a maximum Stack Frame of 16382 bytes.
The ' $k$ ' bits specify the size of the Stack Frame.
Note: Since the Stack Pointer can only reside on a word boundary, lit14 must be even.

| Words: | 1 |
| :--- | :--- |
| Cycles: | 1 |

Example 1: LNK \#OxAO ; Allocate a stack frame of 160 bytes

\[

\]

|  | After <br> Instruction |
| ---: | ---: |
| W14 | 2002 |
| W15 | 20 A 2 |
| SR 2000 | 2000 |
|  | 0000 |
|  |  |



Description: Shift the contents of the file register one bit to the right and place the result in the destination register. The Least Significant bit of the file register is shifted into the Carry bit of the STATUS register. Zero is shifted into the Most Significant bit of the destination register.

The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The ' B ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The 'D' bit selects the destination (' 0 ' for WREG, ' 1 ' for file register).
The ' $f$ ' bits select the address of the file register.
Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a .w extension to denote a word operation, but it is not required.
2: The WREG is set to working register W0.
Words: $\quad 1$
Cycles: $\quad 1$

Example 1: LSR.B $0 x 600$; Logically shift right ( $0 \times 600$ ) by one ; (Byte mode)


Example 2: LSR 0x600, WREG ; Logically shift right (0x600) by one
; Store to WREG
; (Word mode)

| Before Instruction |  | After Instruction |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Data 600 | 55FF | Data 600 | 55FF |  |
| WREG | 0000 | WREG | 2AFF |  |
| SR | 0000 | SR | 0001 | $(\mathrm{C}=1)$ |

## Logical Shift Right Ws



Description:
Words: 1

Cycles: 1

Example 1: LSR.B W0, W1 ; LSR W0 (Byte mode) ; Store result to W1

| Before Instruction |  |
| :---: | :---: |
| W0 | FF03 |
| W1 | 2378 |
| SR | 0000 |


| After Instruction |  |
| :---: | :---: |
|  |  |
| W0 | FF03 |
| W1 | 2301 |
| SR | 0001 |

Example 2: LSR W0, W1 ; LSR W0 (Word mode)
; Store the result to W1

| Before |  |
| :---: | :---: |
|  | uction |
| W0 | 8000 |
| W1 | 2378 |
| SR | 0000 |


| Instruction |  |
| :---: | :---: |
|  |  |
| W0 | 8000 |
| W1 | 4000 |
| SR | 0000 |

Syntax:
\{label:\} LSR Wb, \#lit4, Wnd

Operands:

Operation:
$\mathrm{Wb} \in[\mathrm{W0} 0 . \mathrm{W} 15]$
lit4 $\in[0$... 15]
Wnd $\in[$ W0 ... W15]
lit4<3:0> $\rightarrow$ Shift_Val
$0 \rightarrow$ Wnd<15:15-Shift_Val + 1> Wb<15:Shift_Val> $\rightarrow$ Wnd<15-Shift_Val:0>
Status Affected:
Encoding:
Description:
N, Z

| 1101 | 1110 | 0www | wddd | d100 | kkkk |
| :---: | :---: | :---: | :---: | :---: | :---: |

Logical shift right the contents of the source register Wb by the 4-bit unsigned literal and store the result in the destination register Wnd. Direct addressing must be used for Wb and Wnd.

The ' $w$ ' bits select the address of the base register.
The ' $d$ ' bits select the destination register.
The ' $k$ ' bits provide the literal operand.
Note: This instruction operates in Word mode only.
Words: 1
Cycles: 1

## Example 1:

LSR
W4, \#14, W5
; LSR W4 by 14
; Store result to W5
Before

|  | Before <br> Instruction |
| :--- | ---: |
| W4 | C800 |
| W5 | 1200 |
| SR | 0000 |


|  | After <br> Instruction |
| :--- | ---: |
| W4 | C800 |
| W5 | 0003 |
| SR | 0000 |

Example 2:
LSR W4, \#1, W5
; LSR W4 by 1
; Store result to w5

| Before <br> Instruction <br> W4 <br>  <br> W5 | 0505 |
| :--- | ---: |
| SR | F000 |
|  |  |

After
Instruction

| W4 | 0505 |
| :--- | ---: |
|  | 0282 |
|  | 0000 |
| SR |  |

\{label:\} LSR Wb, Wns, Wnd
$\mathrm{Wb} \in[\mathrm{W0} 0 \mathrm{~W} 15]$
Wns $\in[$ W0...$W 15]$
Wnd $\in[$ W0 ... W15]
Operation:
Wns<4:0> $\rightarrow$ Shift_Val $0 \rightarrow$ Wnd<15:15-Shift_Val + 1> Wb<15:Shift_Val> $\rightarrow$ Wnd<15-Shift_Val:0>
Status Affected:
Encoding:
Description:
N, Z

| 1101 | 1110 | 0www | wddd | d000 | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Logical shift right the contents of the source register Wb by the 5 Least Significant bits of Wns (only up to 15 positions) and store the result in the destination register Wnd. Direct addressing must be used for Wb and Wnd.

The ' $w$ ' bits select the address of the base register.
The ' $d$ ' bits select the destination register.
The ' $s$ ' bits select the source register.
Note 1: This instruction operates in Word mode only.
2: If Wns is greater than $15, \mathrm{Wnd}$ will be loaded with $0 \times 0$.
Words: 1
Cycles: 1



Example 2:
LSR W5, W4, W3
; LSR W5 by W4
; Store result to W3

| Before Instruction |  |
| :---: | :---: |
|  |  |
| W3 | DD43 |
| W4 | 000C |
| W5 | 0800 |
| SR | 0000 |


| After <br> Instruction |  |
| :---: | :---: |
|  |  |
| W3 | 0000 |
| W4 | 000C |
| W5 | 0800 |
| SR | 0002 |


| Syntax: | \{label:\} MAC | Wm*Wn, Acc | \{,[Wx], Wxd\} | \{,[Wy], Wyd\} | \{,AWB $\}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\{,[W x]+=k x$, | \{,[Wy] + = ky, Wyd\} |  |
|  |  |  | $\begin{aligned} & \{,[\mathrm{Wx}]-=\mathrm{kx}, \\ & W \mathrm{Wd}\} \end{aligned}$ | \{,[Wy]-= ky, Wyd\} |  |
|  |  |  | $\begin{aligned} & \{,[\mathrm{W} 9+\mathrm{W} 12], \\ & \mathrm{W} x \mathrm{~d}\} \end{aligned}$ | $\begin{aligned} & \{,[W 11+W 12], \\ & \text { Wyd }\} \end{aligned}$ |  |

Operands: $\quad W m$ * $\mathrm{Wn} \in[\mathrm{W} 4$ * W5, W4 * W6, W4 * W7, W5 * W6, W5 * W7, W6 * W7] $A c c \in[A, B]$
$W x \in[W 8, W 9] ; k x \in[-6,-4,-2,2,4,6] ; W x d \in[W 4 \ldots$... 7 ] $]$
$W y \in[W 10, W 11] ; k y \in[-6,-4,-2,2,4,6] ;$ Wyd $\in[W 4 \ldots$... 7 ] $]$
AWB $\in[W 13,[W 13]+=2]$
Operation: $\quad(\operatorname{Acc}(A$ or $B))+(W m)^{*}(\mathrm{Wn}) \rightarrow \operatorname{Acc}(\mathrm{A}$ or B$)$
$([W x]) \rightarrow W x d ;(W x)+k x \rightarrow W x$
$([W y]) \rightarrow$ Wyd; $(W y)+k y \rightarrow W y$
(Acc(B or A)) rounded $\rightarrow$ AWB
Status Affected:
Encoding:
Description:

Words: 1
Cycles: 1

Example 1: MAC W4*W5, A, [W8]+=6, W4, [W10]+=2, W5
; Multiply W4*W5 and add to ACCA
; Fetch [W8] to W4, Post-increment W8 by 6
; Fetch [W10] to W5, Post-increment W10 by 2
; CORCON $=0 \times 00 C O$ (fractional multiply, normal saturation)

|  | Before <br> Instruction |
| ---: | ---: |
| W4 | A022 |
| W5 | B900 |
| W8 | 0 A00 |
| W10 | 1800 |
| ACCA | 0012000000 |
| Data 0A00 | 2567 |
| Data 1800 | 909 C |
| CORCON | 00 CO |
| SR | 0000 |
|  |  |


|  | After Instruction |
| :---: | :---: |
| W4 | 2567 |
| W5 | 909C |
| W8 | 0A06 |
| W10 | 1802 |
| ACCA | 00 472D 2400 |
| Data 0A00 | 2567 |
| Data 1800 | 909C |
| CORCON | 00C0 |
| SR | 0000 |

Example 2: MAC W4*W5, A, [W8]-=2, W4, [W10] +=2, W5, W13 ; Multiply W4*W5 and add to ACCA
; Fetch [W8] to W4, Post-decrement W8 by 2
Fetch [W10] to W5, Post-increment W10 by 2
Write Back ACCB to W13
; CORCON = OxOODO (fractional multiply, super saturation)

|  | Before Instruction |
| :---: | :---: |
| W4 | 1000 |
| W5 | 3000 |
| W8 | 0A00 |
| W10 | 1800 |
| W13 | 2000 |
| ACCA | 2350002000 |
| ACCB | 000000 8F4C |
| Data 0A00 | 5BBE |
| Data 1800 | C967 |
| CORCON | 00D0 |
| SR | 0000 |


|  | After Instruction |  |
| :---: | :---: | :---: |
| W4 | 5BBE |  |
| W5 | C967 |  |
| W8 | 09FE |  |
| W10 | 1802 |  |
| W13 | 0001 |  |
| ACCA | 2356002000 |  |
| ACCB | 000000 1F4C |  |
| Data 0A00 | 5BBE |  |
| Data 1800 | C967 |  |
| CORCON | 00D0 |  |
| SR | 8800 | $(\mathrm{OA}, \mathrm{OAB}=1)$ |

## MAC

Square and Accumulate
Syntax:
\{label:\} MAC

> | $W m^{*} W m$, Acc | $\{,[W x], W x d\}$ | $\{,[W y], W y d\}$ |
| :--- | :--- | :--- |
|  | $\{,[W x]+=k x, W x d\}$ | $\{,[W y]+=k y, W y d\}$ |
|  | $\{,[W x]-=k x, W x d\}\},[W y]-=k y, W y d\}$ |  |
|  | $\{,[W 9+W 12], W x d\}\{,[W 11+W 12], W y d\}$ |  |

Operands: $\quad W m$ * $\mathrm{Wm} \in[\mathrm{W} 4$ * $\mathrm{W} 4, \mathrm{~W} 5$ * $\mathrm{W} 5, \mathrm{~W} 6$ * $\mathrm{W} 6, \mathrm{~W} 7$ * W 7$]$ Acc $\in[A, B]$
$W x \in[W 8, W 9] ; k x \in[-6,-4,-2,2,4,6] ; W x d \in[W 4 \ldots$ W7]
$W y \in[W 10, W 11] ; k y \in[-6,-4,-2,2,4,6] ; W y d \in[W 4 \ldots W 7]$
Operation:
$(\operatorname{Acc}(A$ or $B))+(W m)^{*}(W m) \rightarrow A c c(A$ or $B)$
$([W x]) \rightarrow W x d ;(W x)+k x \rightarrow W x$ $([W y]) \rightarrow$ Wyd; $(W y)+k y \rightarrow W y$
Status Affected:
Encoding:
OA, OB, OAB, SA, SB, SAB

Description:

Words: $\quad 1$
Cycles: $\quad 1$

Example 1: MAC W4*W4, B, [W9+W12], W4, [W10]-=2, W5
; Square W4 and add to ACCB
; Fetch [W9+W12] to W4
; Fetch [W10] to W5, Post-decrement W10 by 2
; CORCON = Ox00CO (fractional multiply, normal saturation)

|  | Before Instruction |
| :---: | :---: |
| W4 | A022 |
| W5 | B200 |
| W9 | 0C00 |
| W10 | 1900 |
| W12 | 0020 |
| ACCB | 0020000000 |
| Data 0C20 | A230 |
| Data 1900 | 650B |
| CORCON | 00C0 |
| SR | 0000 |


|  | After Instruction |
| :---: | :---: |
| W4 | A230 |
| W5 | 650B |
| W9 | 0C00 |
| W10 | 18FE |
| W12 | 0020 |
| ACCB | 00 67CD 0908 |
| Data 0C20 | A230 |
| Data 1900 | 650B |
| CORCON | 00C0 |
| SR | 0000 |

Example 2: MAC W7*W7, A, [W11]-=2, W7
; Square W7 and add to ACCA
; Fetch [W11] to W7, Post-decrement W11 by 2
; CORCON $=$ OxOODO (fractional multiply, super saturation)

|  | Before <br> Instruction |
| ---: | ---: |
| W11 | 76 AE |
| ACCA | 2000 |
| Data 2000 | FE 98344500 |
| CORCON | 23 FF |
| SR | 00 DO |
|  |  |


|  | After Instruction |  |
| :---: | :---: | :---: |
| W7 | 23FF |  |
| W11 | 1FFE |  |
| ACCA | FF 063E 0188 |  |
| Data 2000 | 23FF |  |
| CORCON | 00D0 |  |
| SR | 8800 | $(\mathrm{OA}, \mathrm{OAB}=1)$ |

## Move f to Destination

Syntax:
\{label:\}
MOV\{.B\} f
\{,WREG\}

Operands:
$\mathrm{f} \in$ [0 ... 8191]
Operation:
(f) $\rightarrow$ destination designated by D

Status Affected:
N, Z
Encoding:
Description:

| 1011 | 1111 | $1 B D f$ | ffff | ffff | ffff |
| :---: | :---: | :---: | :---: | :---: | :---: |

Move the contents of the specified file register to the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored back to the file register and the only effect is to modify the STATUS register.

The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $D$ ' bit selects the destination (' 0 ' for WREG, ' 1 ' for file register).
The ' $f$ ' bits select the address of the file register.
Note 1: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
2: The WREG is set to working register W0.
3: When moving word data from file register memory, the "MOV $f$ to Wnd" (page 5-147) instruction allows any working register (W0:W15) to be the destination register.
Words: $\quad 1$
Cycles: 1

Example 1: MOV.B TMRO, WREG ; move (TMRO) to WREG (Byte mode)

| Before <br> Instruction |  |
| ---: | ---: |
| WREG (W0) | 9080 |
| TMRO | 2355 |
|  | 0000 |


| After <br> Instruction |  |
| ---: | ---: | ---: |
| WREG (W0) | 9055 |
| TMR0 | 2355 |
|  | 0000 |

Example 2: MOV $0 \times 800$
; update SR based on (0x800) (Word mode)

| Before <br> Instruction |  |
| ---: | ---: |
| Data 0800 | B29F |
| SR | 0000 |

After
Instruction

|  |  |
| ---: | ---: |
| Data 0800 | B29F |
|  | 0008 |

## Move WREG to f

Syntax:
\{label:\} MOV\{.B\} WREG, f

Operands: $\quad f \in[0$... 8191]
Operation:
Status Affected:
Encoding:
Description:
(WREG) $\rightarrow f$
None

| 1011 | 0111 | 1B1f | ffff | ffff | ffff |
| :--- | :--- | :--- | :--- | :--- | :--- |

Move the contents of the default working register WREG into the specified file register.

The ' $B$ ' bit selects byte or word operation ('0' for word, ' 1 ' for byte). The ' $f$ ' bits select the address of the file register.

Note 1: The extension . B in the instruction denotes a byte move rather than a word move. You may use a . w extension to denote a word move, but it is not required.
2: The WREG is set to working register WO.
3: When moving word data from the working register array to file register memory, the "MOV Wns to f" (page 5-148) instruction allows any working register (W0:W15) to be the source register.
Words: 1
Cycles: $\quad 1$

Example 1: MOV.B WREG, 0x801 ; move WREG to 0x801 (Byte mode)


Example 2: MOV WREG, DISICNT ; move WREG to DISICNT

| Before Instruction |  | After Instruction |  |
| :---: | :---: | :---: | :---: |
| WREG (W0) | 00A0 | WREG (W0) | 00A0 |
| DISICNT | 0000 | DISICNT | 00A0 |
| SR | 0000 | SR | 0000 |

MOV
Syntax:
MOV f, Wnd

Operands: $\quad f \in[0 \ldots 6534]$ Wnd $\in[$ W0 $\ldots$ W15]

Operation:
Status Affected:
Encoding:
Description:
(f) $\rightarrow$ Wnd

None

Move the word contents of the specified file register to Wnd. The file
$\square$ register may reside anywhere in the 32 K words of data memory, but must be word-aligned. Register direct addressing must be used for Wnd.

The ' $f$ ' bits select the address of the file register.
The ' $d$ ' bits select the destination register.
Note 1: This instruction operates on word operands only.
2: Since the file register address must be word-aligned, only the upper 15 bits of the file register address are encoded (bit 0 is assumed to be ' 0 ').
3: To move a byte of data from file register memory, the "MOV $f$ to Destination" instruction (page 5-145) may be used.
Words: $\quad 1$
Cycles: $\quad 1$

Example 1: MOV CORCON, W12 ; move CORCON to W12


Example 2: MOV 0x27FE, W3 ; move (0x27FE) to W3

|  | Before <br>  <br> Instruction |
| ---: | ---: |
| Wata 27FE | 0035 |
|  | ABCD |
|  | 0000 |
|  |  |


|  | After |
| ---: | ---: |
|  | Instruction |
| W3 | ABCD |
| Data 27FE | ABCD |
|  |  |
| SR | 0000 |

## Move Wns to f

Syntax:
\{label:\} MOV Wns,

Operands: $\quad f \in[0 \ldots 65534]$
Wns $\in$ [W0 ... W15]
Operation
(Wns) $\rightarrow \mathrm{f}$
Status Affected:
Encoding:
Description:
None

Move the word contents of the working register Wns to the specified file register. The file register may reside anywhere in the 32 K words of data memory, but must be word-aligned. Register direct addressing must be used for Wn.

The ' $f$ ' bits select the address of the file register. The ' $s$ ' bits select the source register.

Note 1: This instruction operates on word operands only.
2: Since the file register address must be word-aligned, only the upper 15 bits of the file register address are encoded (bit 0 is assumed to be ' 0 ').
3: To move a byte of data to file register memory, the "MOV WREG to f " instruction (page $5-146$ ) may be used.

Words: $\quad 1$
Cycles: 1

Example 1: MOV W4, XMDOSRT ; move W4 to XMODSRT


Example 2: MOV W8, 0x1222 ; move W8 to data address 0x1222

| Before Instruction |  | After Instruction |  |
| :---: | :---: | :---: | :---: |
| W8 | F200 | W8 | F200 |
| Data 1222 | FD88 | Data 1222 | F200 |
| SR | 0000 | SR | 0000 |

Operands:

Operation:
Status Affected:
Encoding:
Description:
\{label:\} MOV.B \#lit8, Wnd
lit8 $\in[0$... 255]
Wnd $\in[$ W0 ... W15]
lit8 $\rightarrow$ Wnd
None

| 1011 | 0011 | 1100 | kkkk | kkkk | dddd |
| :--- | :--- | :--- | :--- | :--- | :--- |

The unsigned 8-bit literal ' $k$ ' is loaded into the lower byte of Wnd. The upper byte of Wnd is not changed. Register direct addressing must be used for Wnd.

The ' $k$ ' bits specify the value of the literal.
The ' $d$ ' bits select the address of the working register.
Note: This instruction operates in Byte mode and the .B extension must be provided.
Words: 1
Cycles: 1

| Before <br> Instruction |  |
| :--- | ---: |
| W5 | 7899 |
| SR | 0000 |

Example 2: MOV.B \#0xFE, W9

| Before |  |
| :---: | :---: |
| W9 | AB23 |
| SR | 0000 |

Syntax:

Operands:

Operation:
Status Affected:
Encoding:
Description:
\{label:\} MOV \#lit16, Wnd
lit16 $\in[-32768 \ldots 65535]$
Wnd $\in$ [W0 ... W15]
lit16 $\rightarrow$ Wnd
None

| 0010 | kkkk | kkkk | kkkk | kkkk | dddd |
| :--- | :--- | :--- | :--- | :--- | :--- |

The 16-bit literal ' $k$ ' is loaded into Wnd. Register direct addressing must be used for Wnd.

The ' $k$ ' bits specify the value of the literal.
The ' $d$ ' bits select the address of the working register.
Note 1: This instruction operates only in Word mode.
2: The literal may be specified as a signed value [-32768:32767], or unsigned value [0:65535].

Words: $\quad 1$
Cycles: 1

Example 1: MOV \#0x4231, W13 ; load W13 with \#0x4231

Example 2:
MOV \#0x4, W2
; load W2 with \#0x4

Before
Instruction

| W2 | B004 |
| :--- | ---: |
|  | 0000 |

Example 3:
MOV \#-1000, W8
; load W8 with \#-1000

| Before <br> Instruction |  |
| :--- | ---: |
| W8 | 23 FF |
| SR | 0000 |
|  |  |

MOV
Syntax:

Operands:

Operation:
Status Affected:
Encoding:
Description:
\{label:\} MOV\{.B\} [Ws + Slit10], Wnd

Ws $\in[W 0$... W15]
Slit10 $\in[-512 \ldots 511]$ for byte operation
Slit10 $\in[-1024 \ldots$ 1022] (even only) for word operation
Wnd $\in$ [W0 ... W15]
$[$ Ws + Slit10] $\rightarrow$ Wnd
None

| 1001 | 0 kkk | kBkk | kddd | dkkk | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

The contents of [Ws + Slit10] are loaded into Wnd. In Word mode, the range of Slit10 is increased to [-1024 ... 1022] and Slit10 must be even to maintain word address alignment. Register indirect addressing must be used for the source, and direct addressing must be used for Whd.

The ' $k$ ' bits specify the value of the literal.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $d$ ' bits select the destination register.
The 's' bits select the source register.
Note 1: The extension . B in the instruction denotes a byte move rather than a word move. You may use a . W extension to denote a word move, but it is not required.
2: In Byte mode, the range of Slit10 is not reduced as specified in Section 4.6 "Using 10-bit Literal Operands", since the literal represents an address offset from Ws.

Words: 1
Cycles: 1

Example 1: MOV.B [W8+0x13], W10 ; load W10 with [W8+0x13]
; (Byte mode)

| Before Instruction |  | After Instruction |  |
| :---: | :---: | :---: | :---: |
| W8 | 1008 | W8 | 1008 |
| W10 | 4009 | W10 | 4033 |
| Data 101A | 3312 | Data 101A | 3312 |
| SR | 0000 | SR | 0000 |

Example 2: MOV [W4+0x3E8], W2 ; load W2 with [W4+0x3E8] ; (Word mode)

|  | Before |
| ---: | ---: |
| Instruction |  |


|  | After <br> Instruction |
| ---: | ---: |
| W2 | 5634 |
| Wata 0BE8 | 0800 |
| SR | 5634 |
|  | 0000 |

## Move Wns to [Wd with offset]

Syntax:

Operands:

Operation:
Status Affected:
Encoding:
Description:
$\{$ label: $\} \quad \mathrm{MOV}\{. \mathrm{B}\} \quad$ Wns, $\quad[\mathrm{Wd}+$ Slit10 $]$

Wns $\in[W 0$... W15]
Slit10 $\in[-512 \ldots 511]$ in Byte mode
Slit10 $\in[-1024$... 1022] (even only) in Word mode
Wd $\in$ [W0 ... W15]
$(\mathrm{Wns}) \rightarrow[\mathrm{Wd}+\mathrm{Slit} 10]$
None

| 1001 | 1 kkk | kBkk | kddd | dkkk | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

The contents of Wns are stored to [Wd + Slit10]. In Word mode, the range of Slit10 is increased to [-1024 ... 1022] and Slit10 must be even to maintain word address alignment. Register direct addressing must be used for Wns, and indirect addressing must be used for the destination.

The ' $k$ ' bits specify the value of the literal.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $d$ ' bits select the destination register.
The ' $s$ ' bits select the address of the destination register.
Note 1: The extension . B in the instruction denotes a byte move rather than a word move. You may use a . w extension to denote a word move, but it is not required.
2: In Byte mode, the range of Slit10 is not reduced as specified in Section 4.6 "Using 10-bit Literal Operands", since the literal represents an address offset from Wd.
Words: $\quad 1$
Cycles: 1

Example 1: MOV.B W0, [W1+0x7] ; store W0 to [W1+0x7]
; (Byte mode)
Before
Instruction

|  | After |
| ---: | ---: |
| W0 | Instruction |
| W1 | 9015 |
| Data 1806 | 1800 |
|  | 1545 |
|  | 0000 |

Example 2: MOV W11, [W1-0x400] ; store W11 to [W1-0x400]
(Word mode)


|  | After |
| ---: | ---: |
| W1 | Instruction |
| W1 | 1000 |
| W11 | 8813 |
| Data 0 C00 | 8813 |
|  | 0000 |

## Move Ws to Wd

Syntax:

| \{label:\} | $\mathrm{MOV}\{. \mathrm{B}\}$ | Ws, | Wd |
| :--- | :--- | :--- | :--- |
|  |  | $[\mathrm{Ws}]$, | $[\mathrm{Wd}]$ |
|  | $[\mathrm{Ws}++]$, | $[\mathrm{Wd}++]$ |  |
|  |  | $[\mathrm{Ws}--\mathrm{l}$, | $[\mathrm{Wd}--\mathrm{]}$ |
|  |  | $[-\mathrm{Ws}]$, | $[-\mathrm{Wd}]$ |
|  |  | $[++\mathrm{Ws}]$, | $[++\mathrm{Wd}]$ |
|  |  | $[\mathrm{Ws}+\mathrm{Wb}]$, | $[\mathrm{Wd}+\mathrm{Wb}]$ |

Operands:

| $\mathrm{Wb} \in\left[\begin{array}{ll} \mathrm{W} 0 & \ldots \\ \mathrm{~W} 15] \end{array}\right.$ |
| :---: |
|  |  |
|  |  |

Operation:
(Ws) $\rightarrow$ Wd

Status Affected:
Encoding:
Description:

None

| 0111 | 1 wWw | wBhh | hddd | dggg | sSSS |
| :---: | :---: | :---: | :---: | :---: | :---: |

Move the contents of the source register into the destination register. Either register direct or indirect addressing may be used for Ws and Wd.

The ' $w$ ' bits define the offset register Wb.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $h$ ' bits select the destination Address mode.
The ' $d$ ' bits select the destination register.
The ' $g$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note 1: The extension . B in the instruction denotes a byte move rather than a word move. You may use a . w extension to denote a word move, but it is not required.
2: When Register Offset Addressing mode is used for both the source and destination, the offset must be the same because the ' $w$ ' encoding bits are shared by Ws and Wd.
3: The instruction "PUSH Ws" translates to MOV Ws, [W15++].
4: The instruction "POP Wd" translates to MOV [--W15], Wd.
Words: 1
Cycles: 1

Example 1: MOV.B [W0--], W4 ; Move [W0] to W4 (Byte mode)
; Post-decrement WO

|  | $\begin{array}{c}\text { Before }\end{array}$ |
| ---: | ---: |
| Instruction |  |$)$


|  | After Instruction |
| :---: | :---: |
| W0 | OA00 |
| W4 | 2989 |
| Data 0A00 | 8988 |
| SR | 0000 |

Example 2: MOV [W6++], [W2+W3] ; Move [W6] to [W2+W3] (Word mode) ; Post-increment W6

|  | Before <br> Instruction |
| ---: | ---: |
| W2 | 0800 |
| W3 | 0040 |
| Data 0840 | 1228 |
| Data 1228 | 9870 |
|  | 0690 |
|  | 0000 |


|  | After <br> Instruction |
| ---: | ---: |
| W2 | 0800 |
| W3 | 0040 |
| Data 0840 | 122 A |
| Data 1228 | 0690 |
|  | 0690 |
|  | 0000 |

## double Word Move from Source to Wnd

Syntax:
$\begin{array}{lll}\text { \{label:\} MOV.D } & \text { Wns } \\ & & {[\mathrm{Ws}]}\end{array}$
[Ws],
[Ws++],
[Ws--],
[++Ws],
[--Ws],

Operands: $\quad W n s \in[W 0, W 2, W 4 \ldots$ W14]
Ws $\in$ [W0 ... W15]
Wnd $\in[W 0, W 2$, W4 ... W14]
Operation: For direct addressing of source:
Wns $\rightarrow$ Wnd
Wns $+1 \rightarrow$ Wnd +1
For indirect addressing of source:
See Description
Status Affected:
Encoding:
Description:
None

| 1011 | 1110 | 0000 | $0 d d d$ | $0 p p p$ | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Move the double word specified by the source to a destination working register pair (Wnd:Wnd + 1). If register direct addressing is used for the source, the contents of two successive working registers (Wns:Wns + 1) are moved to $W n d: W n d+1$. If indirect addressing is used for the source, Ws specifies the effective address for the least significant word of the double word. Any pre/post-increment or pre/post-decrement will adjust Ws by 4 bytes to accommodate for the double word.

The ' $d$ ' bits select the destination register.
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the address of the first source register.
Note 1: This instruction only operates on double words. See Figure 4-2 for information on how double words are aligned in memory.
2: Whd must be an even working register.
3: The instruction "POP.D Wnd" translates to MOV.D [--W15], Wnd.
Words: $\quad 1$
Cycles: 2

## Example 1: MOV.D W2, W6 ; Move W2 to W6 (Double mode)

| Before Instruction |  | After Instruction |  |
| :---: | :---: | :---: | :---: |
| W2 | 12FB | W2 | 12FB |
| W3 | 9877 | W3 | 9877 |
| W6 | 9833 | W6 | 12FB |
| W7 | FCC6 | W7 | 9877 |
| SR | 0000 | SR | 0000 |

## dsPIC30F/33F Programmer's Reference Manual

Example 2: MOV.D [W7--], W4 ; Move [W7] to W4 (Double mode)
; Post-decrement W7

|  | Before Instruction |
| :---: | :---: |
| W4 | B012 |
| W5 | FD89 |
| W7 | 0900 |
| Data 0900 | A319 |
| Data 0902 | 9927 |
| SR | 0000 |


| After Instruction |  |
| :---: | :---: |
| W4 | A319 |
| W5 | 9927 |
| W7 | 08FC |
| Data 0900 | A319 |
| Data 0902 | 9927 |
| SR | 0000 |

MOV.D
Syntax:
Syntax:

| \{label: $\} \quad$ MOV.D $\quad$ Wns, | Wnd |  |
| :--- | :--- | :--- |
|  |  | $[\mathrm{Wd}]$ |
|  |  | $[\mathrm{Wd}++]$ |
|  |  | $[\mathrm{Wd}--]$ |
|  |  | $[++\mathrm{Wd}]$ |
|  |  | $[--\mathrm{Wd}]$ |

Operands:

Operation:
itus Affected:
Encoding:
Description:
Wns $\in[W 0, W 2, W 4 \ldots$ W14]
Wnd $\in[W 0, W 2, W 4 \ldots$ W14]
$\mathrm{Wd} \in$ [W0 ... W15]
For direct addressing of destination:
Wns $\rightarrow$ Wnd
Wns $+1 \rightarrow$ Wnd +1
For indirect addressing of destination:
See Description
None

Move a double word (Wns:Wns + 1) to the specified destination. If

| 1011 | 1110 | $10 q q$ | qddd | d000 | sss0 |
| :---: | :---: | :---: | :---: | :---: | :---: | register direct addressing is used for the destination, the contents of Wns:Wns +1 are stored to $\mathrm{Wnd}: W \mathrm{Wnd}+1$. If indirect addressing is used for the destination, Wd specifies the effective address for the least significant word of the double word. Any pre/post-increment or pre/post-decrement will adjust Wd by 4 bytes to accommodate for the double word.

The ' $q$ ' bits select the destination Address mode.
The ' $d$ ' bits select the destination register.
The 's' bits select the address of the source register pair.
Note 1: This instruction operates on double words only. See Figure 4-2 for information on how double words are aligned in memory.
2: Wnd must be an even working register.
3: The instruction PUSH.D Ws translates to MOV.D Wns, [W15++].
Words: $\quad 1$
Cycles: 2

Example 2: MOV.D W4, [--W6] ; Pre-decrement W6 (Double mode)
; Move W4 to [W6]

|  | Before <br> Instruction |
| ---: | ---: |
| W4 | 100 A |
| W5 | CF 12 |
| W6 | 0804 |
| Data 0800 | A 319 |
| Data 0802 | 9927 |
|  | 0000 |
|  |  |


|  | After Instruction |
| :---: | :---: |
| W4 | 100A |
| W5 | CF12 |
| W6 | 0800 |
| Data 0800 | 100A |
| Data 0802 | CF12 |
| SR | 0000 |



Example 1: MOVSAC B, [W9], W6, [W11]+=4, W7, W13
; Fetch [W9] to W6
; Fetch [W11] to W7, Post-increment W11 by 4
; Store ACCA to W13

|  | Before Instruction |
| :---: | :---: |
| W6 | A022 |
| W7 | B200 |
| W9 | 0800 |
| W11 | 1900 |
| W13 | 0020 |
| ACCA | 0032905968 |
| Data 0800 | 7811 |
| Data 1900 | B2AF |
| SR | 0000 |


|  | After Instruction |
| :---: | :---: |
| W6 | 7811 |
| W7 | B2AF |
| W9 | 0800 |
| W11 | 1904 |
| W13 | 3290 |
| ACCA | 0032905968 |
| Data 0800 | 7811 |
| Data 1900 | B2AF |
| SR | 0000 |

Example 2: MOVSAC A, [W9]-=2, W4, [W11+W12], W6, [W13]+=2
; Fetch [W9] to W4, Post-decrement W9 by 2
; Fetch [W11+W12] to W6
; Store ACCB to [W13], Post-increment W13 by 2

|  | Before Instruction |
| :---: | :---: |
| W4 | 76AE |
| W6 | 2000 |
| W9 | 1200 |
| W11 | 2000 |
| W12 | 0024 |
| W13 | 2300 |
| ACCB | 0098344500 |
| Data 1200 | BB00 |
| Data 2024 | 52CE |
| Data 2300 | 23FF |
| SR | 0000 |


|  | After Instruction |
| :---: | :---: |
| W4 | BB00 |
| W6 | 52CE |
| W9 | 11FE |
| W11 | 2000 |
| W12 | 0024 |
| W13 | 2302 |
| ACCB | 0098344500 |
| Data 1200 | BB00 |
| Data 2024 | 52CE |
| Data 2300 | 9834 |
| SR | 0000 |



Multiply the contents of two working registers, optionally prefetch operands in preparation for another MAC type instruction and optionally store the unspecified accumulator results. The 32-bit result of the signed multiply is sign-extended to 40 bits and stored to the specified accumulator.

Operands $W x$ x, Wxd, Wy and Wyd specify optional prefetch operations which support indirect and register offset addressing, as described in Section 4.14.1 "MAC Prefetches".

The ' $m$ ' bits select the operand registers Wm and Wn for the multiply:
The ' $A$ ' bit selects the accumulator for the result.
The ' $x$ ' bits select the prefetch Wxd destination.
The ' $y$ ' bits select the prefetch Wyd destination.
The ' $i$ ' bits select the Wx prefetch operation.
The ' $j$ ' bits select the Wy prefetch operation.
Note: The IF bit, CORCON<0>, determines if the multiply is fractional or an integer.

Words: $\quad 1$
Cycles: $\quad 1$

Example 1: MPY $\mathrm{W} 4 * W 5, \mathrm{~A},[\mathrm{~W} 8]+=2, \mathrm{~W} 6, \quad[\mathrm{~W} 10]-=2$, W 7
; Multiply W4*W5 and store to ACCA
; Fetch [W8] to W6, Post-increment W8 by 2
; Fetch [W10] to W7, Post-decrement W10 by 2
; CORCON $=0 x 0000$ (fractional multiply, no saturation)

|  | Before Instruction |
| :---: | :---: |
| W4 | C000 |
| W5 | 9000 |
| W6 | 0800 |
| W7 | B200 |
| W8 | 1780 |
| W10 | 2400 |
| ACCA | FF F780 2087 |
| Data 1780 | 671F |
| Data 2400 | E3DC |
| CORCON | 0000 |
| SR | 0000 |


|  | After Instruction |
| :---: | :---: |
| W4 | C000 |
| W5 | 9000 |
| W6 | 671F |
| W7 | E3DC |
| W8 | 1782 |
| W10 | 23FE |
| ACCA | 0038000000 |
| Data 1780 | 671F |
| Data 2400 | E3DC |
| CORCON | 0000 |
| SR | 0000 |

Example 2: MPY $\mathrm{W} 6 * W 7, \mathrm{~B},[\mathrm{~W} 8]+=2, \mathrm{~W} 4, \quad[\mathrm{~W} 10]-=2, \mathrm{~W} 5$
; Multiply W6*W7 and store to ACCB
; Fetch [W8] to $W 4$, Post-increment $W 8$ by 2
; Fetch [W10] to W5, Post-decrement W10 by 2
; CORCON $=0 x 0000$ (fractional multiply, no saturation)


## Square to Accumulator

Syntax:
\{label:\} MPY
Wm *Wm, Acc $\{,[W x], W x d\}$
\{,[Wy], Wyd\}
$\{,[W x]+=k x, W x d\} \quad\{,[W y]+=k y, W y d\}$
$\{,[W x]-=k x, W x d\}\{[W y]-=k y, W y d\}$
\{,[W9 + W12], Wxd\} \{,[W11 + W12], Wyd\}

Operands: $\quad \mathrm{Wm} * \mathrm{Wm} \in[\mathrm{W} 4$ * $\mathrm{W} 4, \mathrm{~W} 5$ * $\mathrm{W} 5, \mathrm{~W} 6$ * $\mathrm{W} 6, \mathrm{~W} 7$ * W 7$]$
$A c c \in[A, B]$
$W x \in[W 8, W 9] ; k x \in[-6,-4,-2,2,4,6] ; W x d \in[W 4 \ldots$... W7]
$W y \in[W 10, W 11] ; k y \in[-6,-4,-2,2,4,6] ; W y d \in[W 4 \ldots W 7]$
Operation:
$(\mathrm{Wm})^{*}(\mathrm{Wm}) \rightarrow \mathrm{Acc}(\mathrm{A}$ or B$)$
$([W x]) \rightarrow W x d ;(W x)+k x \rightarrow W x$
$([W y]) \rightarrow W y d ;(W y)+k y \rightarrow W y$
Status Affected:
Encoding:
Description:
OA, OB, OAB, SA, SB, SAB

| 1111 | 00 mm | A0xx | yyii | iijj | jj01 |
| :---: | :---: | :---: | :---: | :---: | :---: |

Square the contents of a working register, optionally prefetch operands in preparation for another MAC type instruction and optionally store the unspecified accumulator results. The 32-bit result of the signed multiply is sign-extended to 40 bits and stored in the specified accumulator.

Operands Wx, Wxd, Wy and Wyd specify optional prefetch operations which support indirect and register offset addressing, as described in Section 4.14.1 "MAC Prefetches".

The ' $m$ ' bits select the operand register Wm for the square.
The ' $A$ ' bit selects the accumulator for the result.
The ' $x$ ' bits select the prefetch Wxd destination.
The ' $y$ ' bits select the prefetch Wyd destination.
The ' $i$ ' bits select the Wx prefetch operation.
The ' $j$ ' bits select the Wy prefetch operation.

## Note: The IF bit, CORCON<0>, determines if the multiply is fractional or an integer.

Words: 1
Cycles: 1

Example 1: MPY W6*W6, A, [W9] +=2, W6
; Square W6 and store to ACCA
; Fetch [W9] to W6, Post-increment w9 by 2
; CORCON $=0 \times 0000$ (fractional multiply, no saturation)


## dsPIC30F/33F Programmer's Reference Manual

Example 2: MPY $W 4 * W 4, B,[W 9+W 12], W 4,[W 10]+=2, W 5$
; Square W4 and store to ACCB
; Fetch [W9+W12] to W4
; Fetch [W10] to W5, Post-increment W10 by 2
; CORCON = 0x0000 (fractional multiply, no saturation)


|  | After Instruction |
| :---: | :---: |
| W4 | 8911 |
| W5 | F678 |
| W9 | 1700 |
| W10 | 1B02 |
| W12 | FF00 |
| ACCB | 00 06F5 4C80 |
| Data 1600 | 8911 |
| Data 1B00 | F678 |
| CORCON | 0000 |
| SR | 0000 |


| Syntax: | \{label:\} MPY.N | Wm * Wn, Acc \{,[Wx], Wxd\} | \{,[Wy], Wyd\} |
| :---: | :---: | :---: | :---: |
|  |  | $\{,[W x]+=k x, W x d\}$ | \{,[Wy] + = ky, Wyd\} |
|  |  | \{, [Wx] - = kx, Wxd \} | \{,[Wy] - = ky, Wyd\} |
|  |  | \{,[W9 + W12], Wxd\} | \{,[W11 + W12], Wyd\} |

Operands: $\quad$ Wm * Wn $\in[W 4$ * W5; W4 * W6; W4 * W7; W5 * W6; W5 * W7; W6 * W7] Acc $\in[A, B]$
$W x \in[W 8, W 9] ; k x \in[-6,-4,-2,2,4,6] ; W x d \in[W 4 \ldots$... 7 7] $W y \in[W 10, W 11] ; k y \in[-6,-4,-2,2,4,6] ;$ Wyd $\in[W 4 \ldots$... 7 ] $]$

Operation: $-(\mathrm{Wm})^{*}(\mathrm{Wn}) \rightarrow \mathrm{Acc}(\mathrm{A}$ or B$)$ $([W x]) \rightarrow W x d ;(W x)+k x \rightarrow W x$ $([W y]) \rightarrow$ Wyd; $(W y)+k y \rightarrow W y$

Status Affected:
Encoding:
Description:
OA, OB, OAB

| 1100 | 0 mmm | A1xx | yyii | iijj | jj11 |
| :---: | :---: | :---: | :---: | :---: | :---: |

Multiply the contents of a working register by the negative of the contents of another working register, optionally prefetch operands in preparation for another MAC type instruction and optionally store the unspecified accumulator results. The 32-bit result of the signed multiply is sign-extended to 40 bits and stored to the specified accumulator.

The ' $m$ ' bits select the operand registers Wm and Wn for the multiply.
The ' $A$ ' bit selects the accumulator for the result.
The ' $x$ ' bits select the prefetch Wxd destination. The ' $y$ ' bits select the prefetch Wyd destination.
The ' i ' bits select the Wx prefetch operation.
The ' $j$ ' bits select the Wy prefetch operation.
Note: The IF bit, CORCON<0>, determines if the multiply is fractional or an integer.

Words: $\quad 1$
Cycles: 1

Example 1: MPY.N W4*W5, A, [W8]+=2, W4, [W10]+=2, W5
; Multiply W4*W5, negate the result and store to ACCA
; Fetch [W8] to W4, Post-increment $W 8$ by 2
; Fetch [W10] to W5, Post-increment W10 by 2
; CORCON = 0x0001 (integer multiply, no saturation)


Example 2: MPY.N W4*W5, A, [W8]+=2, W4, [W10]+=2, W5
; Multiply W4*W5, negate the result and store to ACCA
; Fetch [W8] to W4, Post-increment W 8 by 2
; Fetch [W10] to W5, Post-increment W10 by 2
; CORCON $=0 x 0000$ (fractional multiply, no saturation)

|  | Before <br> Instruction |
| ---: | ---: |
| W4 | 3023 |
| W5 | 1290 |
| W10 | 0 B 00 |
| ACCA | 2000 |
| Data 0B00 | 0000002387 |
| Data 2000 | 0054 |
| CORCON | 660 A |
|  | 0000 |
|  |  |


|  | After <br> Instruction |
| ---: | ---: |
| W4 | 0054 |
| W8 | 660 A |
| W10 | $0 \mathrm{B02}$ |
| ACCA | FF F904 ECA0 |
| Data 0B00 | 0054 |
| Data 2000 | 660 A |
| CORCON | 0000 |
|  |  |

MSC
Multiply and Subtract from Accumulator


Description:

Words: 1
Cycles: $\quad 1$

Example 1: MSC $\mathrm{W} 6 * \mathrm{~W} 7, \mathrm{~A},[\mathrm{~W} 8]-=4, \mathrm{~W} 6,[\mathrm{~W} 10]-=4, \mathrm{~W} 7$
; Multiply W6*W7 and subtract the result from ACCA
; Fetch [W8] to W6, Post-decrement W8 by 4
; Fetch [W10] to W7, Post-decrement W10 by 4
; CORCON $=0 x 0001$ (integer multiply, no saturation)


Example 2: MSC W4*W5, B, [W11+W12], W5, W13
; Multiply W4*W5 and subtract the result from ACCB
; Fetch [W11+W12] to W5
; Write Back ACCA to W13
; CORCON $=0 x 0000$ (fractional multiply, no saturation)


MUL

## Integer Unsigned Multiply fand WREG

Syntax:
\{label:\} MUL\{.B\} f

Operands: $\quad f \in[0$... 8191]
Operation:
For byte operation:
(WREG) $<7: 0>$ * $(\mathrm{f})<7: 0>\rightarrow \mathrm{W} 2$
For word operation: (WREG) * (f) $\rightarrow$ W2:W3

Status Affected:
None
Encoding:
Description:

| 1011 | 1100 | OB0f | ffff | ffff | ffff |
| :--- | :---: | :---: | :---: | :---: | :---: |

Multiply the default working register WREG with the specified file register and place the result in the W2:W3 register pair. Both operands and the result are interpreted as unsigned integers. If this instruction is executed in Byte mode, the 16-bit result is stored in W2. In Word mode, the most significant word of the 32-bit result is stored in W3, and the least significant word of the 32-bit result is stored in W2.

The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The ' $f$ ' bits select the address of the file register.

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . W extension to denote a word operation, but it is not required.
2: The WREG is set to working register W0.
: The IF bit, CORCON<0>, has no effect on this operation.
4: This is the only instruction, which provides for an 8-bit multiply.

Words: 1
Cycles: 1

Example 1: MUL.B $0 \times 800$; Multiply ( $0 \times 800$ )*WREG (Byte mode)

| Before Instruction |  | After Instruction |  |
| :---: | :---: | :---: | :---: |
| WREG (W0) | 9823 | WREG (W0) | 9823 |
| W2 | FFFF | W2 | 13B0 |
| W3 | FFFF | W3 | FFFF |
| Data 0800 | 2690 | Data 0800 | 2690 |
| SR | 0000 | SR | 0000 |



Integer 16x16-bit Signed Multiply

| Syntax: | \{label:\} | MUL.SS | Wb, | Ws, <br> [Ws], <br> [Ws++], <br> [Ws--], <br> [++Ws], <br> [--Ws], | Wnd |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\begin{aligned} & \text { Wb } \in[W \\ & \text { Ws } \in[W \\ & \text { Wnd } \in[ \end{aligned}$ | $\begin{aligned} & \ldots . W 15] \\ & \ldots W 15] \\ & 0, W 2, W 4 \end{aligned}$ | W12] |  |  |  |
| Operation: <br> Status Affected: | signed (V) <br> None | ) * signed | $N s) \rightarrow W n$ | $N n d+1$ |  |  |
| Encoding: | 1011 | 1001 | 1www | wddd | dppp | ssss |

Multiply the contents of Wb with the contents of Ws , and store the 32-bit result in two successive working registers. The least significant word of the result is stored in Wnd (which must be an even numbered working register), and the most significant word of the result is stored in Wnd +1 . Both source operands and the result Wnd are interpreted as two's complement signed integers. Register direct addressing must be used for Wb and Wnd. Register direct or register indirect addressing may be used for Ws.

The ' $w$ ' bits select the address of the base register.
The ' $d$ ' bits select the address of the lower destination register. The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note 1: This instruction operates in Word mode only.
2: Since the product of the multiplication is 32 bits, Wnd must be an even working register. See Figure 4-2 for information on how double words are aligned in memory.
3: Whd may not be W14, since W15<0> is fixed to zero.
4: The IF bit, CORCON<0>, has no effect on this operation.
Words: 1

[^1]
## Example 1: MUL.SS W0, W1, W12 ; Multiply W0*W1

; Store the result to W12:W13

| Before Instruction |  |
| :---: | :---: |
| W0 | 9823 |
| W1 | 67DC |
| W12 | FFFF |
| W13 | FFFF |
| SR | 0000 |


| After Instruction |  |
| :---: | :---: |
| W0 | 9823 |
| W1 | 67DC |
| W12 | D314 |
| W13 | D5DC |
| SR | 0000 |

## Section 5. Instruction Descriptions

Example 2: MUL.SS W2, [--W4], W0 ; Pre-decrement W4
; Multiply W2*[W4]
; Store the result to wo:W1

| Before Instruction |  |
| :---: | :---: |
| W0 | FFFF |
| W1 | FFFF |
| W2 | 0045 |
| W4 | 27FE |
| Data 27FC | 0098 |
| SR | 0000 |


|  | After Instruction |
| :---: | :---: |
| W0 | 28F8 |
| W1 | 0000 |
| W2 | 0045 |
| W4 | 27FC |
| Data 27FC | 0098 |
| SR | 0000 |

Syntax:

Operands:

Operation:
Status Affected:
Encoding:
Description:
\{label:\} MUL.SU Wb, \#lit5, Wnd
$\mathrm{Wb} \in[\mathrm{W0} 0 \mathrm{~W} 15]$ lit5 $\in[0$... 31]
Wnd $\in$ [W0, W2, W4 ... W12]
signed (Wb) * unsigned lit5 $\rightarrow$ Wnd:Wnd + 1
None

| 1011 | 1001 | 0www | wddd | d11k | kkkk |
| :---: | :---: | :---: | :---: | :---: | :---: |

Multiply the contents of Wb with the 5 -bit literal, and store the 32-bit result in two successive working registers. The least significant word of the result is stored in Wnd (which must be an even numbered working register), and the most significant word of the result is stored in Wnd +1 . The Wb operand and the result Wnd are interpreted as a two's complement signed integer. The literal is interpreted as an unsigned integer. Register direct addressing must be used for Wb and Wnd.

The ' $w$ ' bits select the address of the base register.
The ' $d$ ' bits select the address of the lower destination register. The ' $k$ ' bits define a 5-bit unsigned integer literal.

Note 1: This instruction operates in Word mode only.
2: Since the product of the multiplication is 32 bits, Wnd must be an even working register. See Figure 4-2 for information on how double words are aligned in memory.
3: Wnd may not be W14, since $\mathrm{W} 15<0>$ is fixed to zero.
4: The IF bit, CORCON<0>, has no effect on this operation.
Cycles: 1

Example 1: MUL.SU W0, \#0x1F, W2 ; Multiply wo by literal 0x1F
; Store the result to W2:W3

| Before Instruction |  |
| :---: | :---: |
|  |  |
| W0 | C000 |
| W2 | 1234 |
| W3 | C9BA |
| SR | 0000 |


|  | After <br> Instruction |
| :--- | ---: |
| W0 | C000 |
| W2 | 4000 |
| W3 | FFF8 |
| SR | 0000 |
|  |  |


| Before Instruction |  |
| :---: | :---: |
|  |  |
| W0 | ABCD |
| W1 | 89B3 |
| W2 | F240 |
| SR | 0000 |


| After Instruction |  |
| :---: | :---: |
| W0 | 2400 |
| W1 | 000F |
| W2 | F240 |
| SR | 0000 |


| Syntax: | \{label:\} | MUL.SU | Wb, | Ws, [Ws], [Ws++], [Ws--], [++Ws], [--Ws], | Wnd |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\mathrm{Wb} \in[\mathrm{V}$ Ws $\in$ [W <br> Wnd $\in$ | ... W15] <br> ... W15] <br> , W2, W4 | W12] |  |  |  |
| Operation: <br> Status Affected: | signed ( None | ) * unsign | $(\mathrm{Ws}) \rightarrow V$ | $\mathrm{d}: \mathrm{Wnd}+1$ |  |  |
| Encoding: | 1011 | 1001 | Owww | wddd | dppp | ssss |

Multiply the contents of Wb with the contents of Ws , and store the 32-bit result in two successive working registers. The least significant word of the result is stored in Wnd (which must be an even numbered working register), and the most significant word of the result is stored in Wnd +1. The Wb operand and the result Wnd are interpreted as a two's complement signed integer. The Ws operand is interpreted as an unsigned integer. Register direct addressing must be used for Wb and Wnd. Register direct or register indirect addressing may be used for Ws.

The ' $w$ ' bits select the address of the base register.
The ' $d$ ' bits select the address of the lower destination register.
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note 1: This instruction operates in Word mode only.
2: Since the product of the multiplication is 32 bits, Wnd must be an even working register. See Figure 4-2 for information on how double words are aligned in memory.
3: Wnd may not be W 14 , since $\mathrm{W} 15<0>$ is fixed to zero.
4: The IF bit, CORCON $<0>$, has no effect on this operation.
Words: 1
Cycles: $\quad 1$
Example 1: MUL.SU W8, [W9], W0 ; Multiply W8*[W9]
; Store the result to W0:W1


|  | After Instruction |
| :---: | :---: |
| W0 | 0000 |
| W1 | F100 |
| W8 | F000 |
| W9 | 178C |
| Data 178C | F000 |
| SR | 0000 |

## Section 5. Instruction Descriptions

Example 2: MUL.SU W2, [++W3], W4 ; Pre-Increment W3
; Multiply W2* [W3]
; Store the result to W4:W5

|  | Before <br> Instruction |
| ---: | ---: |
| W2 | 0040 |
| W3 | 0280 |
| W5 | 1819 |
| Data 0282 | 2021 |
|  | 0068 |
|  |  |
|  |  |


|  | After Instruction |
| :---: | :---: |
| W2 | 0040 |
| W3 | 0282 |
| W4 | 1A00 |
| W5 | 0000 |
| Data 0282 | 0068 |
| SR | 0000 |


| Operands: | $W b \in[W 0 \ldots W 15]$ |
| :--- | :--- |
|  | $W s \in[W 0 \ldots W 15]$ |
|  | Wnd $\in[W 0, W 2, W 4 \ldots$ W12 $]$ |
| Operation: | unsigned $(W b)^{*}$ signed $(W s) \rightarrow$ Wnd:Wnd + 1 |

None

| 1011 | 1000 | 1www | wddd | dppp | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Multiply the contents of Wb with the contents of Ws , and store the 32-bit result in two successive working registers. The least significant word of the result is stored in Whd (which must be an even numbered working register), and the most significant word of the result is stored in Wnd +1 . The Wb operand is interpreted as an unsigned integer. The Ws operand and the result Wnd are interpreted as a two's complement signed integer. Register direct addressing must be used for Wb and Wnd. Register direct or register indirect addressing may be used for Ws.

The ' $w$ ' bits select the address of the base register.
The 'd' bits select the address of the lower destination register.
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note 1: This instruction operates in Word mode only.
2: Since the product of the multiplication is 32 bits, Wnd must be an even working register. See Figure 4-2 for information on how double words are aligned in memory.
3: Wnd may not be W14, since $\mathrm{W} 15<0>$ is fixed to zero.
4: The IF bit, CORCON<0>, has no effect on this operation.
Words: 1

Cycles: 1

Example 1: MUL.US W0, [W1], W2 ; Multiply W0*[W1] (unsigned-signed)
; Store the result to W2:W3

|  | Before Instruction |
| :---: | :---: |
| W0 | C000 |
| W1 | 2300 |
| W2 | 00DA |
| W3 | CC25 |
| Data 2300 | F000 |
| SR | 0000 |


| After Instruction |  |
| :---: | :---: |
| W0 | C000 |
| W1 | 2300 |
| W2 | 0000 |
| W3 | F400 |
| Data 2300 | F000 |
| SR | 0000 |

# Section 5. Instruction Descriptions 

Example 2: MUL.US W6, [W5++], W10 ; Mult. W6*[W5] (unsigned-signed) ; Store the result to W10:W11
; Post-Increment W5

|  | Before <br> Instruction |
| ---: | ---: |
| W5 | 0 C 00 |
| W6 | FFFF |
| W10 | 0908 |
| W11 | 6 EEB |
|  |  |


|  | After <br> W |
| ---: | ---: |
| W5 | Instruction |
| W6 | FFFF |
| W10 | 8001 |
| W11 | 7 FFE |
| Data 0C00 | 7 FFF |
|  | 0000 |


| Syntax: | \{label:\} | MUL.UU | Wb, | \#lit5, | Wnd |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\begin{aligned} & \mathrm{Wb} \in[\mathrm{~W} 0 \ldots \mathrm{~W} 15] \\ & \text { lit5 } \in[0 \ldots 31] \end{aligned}$ |  |  |  |  |  |
| Operation: | unsigned (Wb) * unsigned lit5 $\rightarrow$ Wnd:Wnd + 1 |  |  |  |  |  |
| Status Affected: | None |  |  |  |  |  |
| Encoding: | 1011 | 1000 | 0www | wddd | d11k | kkkk |

Words: 1
Cycles: 1

Multiply the contents of Wb with the 5 -bit literal, and store the 32-bit result in two successive working registers. The least significant word of the result is stored in Whd (which must be an even numbered working register), and the most significant word of the result is stored in Wnd +1 . Both operands and the result are interpreted as unsigned integers. Register direct addressing must be used for Wb and Wnd.

The ' $w$ ' bits select the address of the base register.
The ' $d$ ' bits select the address of the lower destination register. The ' $k$ ' bits define a 5 -bit unsigned integer literal.

Note 1: This instruction operates in Word mode only.
2: Since the product of the multiplication is 32 bits, Wnd must be an even working register. See Figure 4-2 for information on how double words are aligned in memory.
3: Wnd may not be W14, since W15<0> is fixed to zero.
4: The IF bit, CORCON<0>, has no effect on this operation.

MUL.UU W0, \#0xF, W12 ; Multiply W0 by literal 0xF

- Store the result to W12:W13


Example 2: MUL.UU W7, \#0x1F, wo ; Multiply w7 by literal 0x1F ; Store the result to W0:W1

| Before Instruction |  |
| :---: | :---: |
|  |  |
| W0 | 780B |
| W1 | 3805 |
| W7 | F240 |
| SR | 0000 |


| After Instruction |  |
| :---: | :---: |
| W0 | 55C0 |
| W1 | 001D |
| W7 | F240 |
| SR | 0000 |

Syntax:

| \{label:\} MUL.UU $\quad \mathrm{Wb}$, | Ws, | Wnd |  |
| :--- | :--- | :--- | :--- |
|  |  | $[\mathrm{Ws}]$, |  |
|  |  | $[\mathrm{Ws}++]$, |  |
|  |  | $[\mathrm{Ws}--]$, |  |
|  |  | $[++\mathrm{Ws}]$, |  |
|  |  | $[-\mathrm{Ws}]$, |  |

Operands:

Operation:
Status Affected:
Encoding:
Description:

| $\mathrm{Wb} \in[\mathrm{W0} 0 . . \mathrm{W} 15]$ |
| :---: |
| Ws $\in$ [W0 ... W15] |
| Wnd $\in$ [W0, W2, W4 ... W12] |

unsigned (Wb) * unsigned (Ws) $\rightarrow$ Wnd:Wnd + 1
None

| 1011 | 1000 | 0www | wddd | dppp | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Multiply the contents of Wb with the contents of Ws , and store the 32-bit result in two successive working registers. The least significant word of the result is stored in Wnd (which must be an even numbered working register), and the most significant word of the result is stored in Wnd +1 . Both source operands and the result are interpreted as unsigned integers. Register direct addressing must be used for Wb and Wnd. Register direct or indirect addressing may be used for Ws.

The ' $w$ ' bits select the address of the base register.
The ' $d$ ' bits select the address of the lower destination register.
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note 1: This instruction operates in Word mode only.
2: Since the product of the multiplication is 32 bits, Wnd must be an even working register. See Figure 4-2 for information on how double words are aligned in memory.
3: Wnd may not be $W 14$, since $W 15<0>$ is fixed to zero.
4: The IF bit, CORCON<0>, has no effect on this operation.
Words: 1
Cycles: 1

## Example 1: MUL.UU W4, W0, W2 ; Multiply W4*W0 (unsigned-unsigned)

; Store the result to W2:W3

| Before Instruction |  | After Instruction |  |
| :---: | :---: | :---: | :---: |
| wo | FFFF | wo | FFFF |
| W2 | 2300 | W2 | 0001 |
| W3 | 00DA | W3 | FFFE |
| W4 | FFFF | W4 | FFFF |
| SR | 0000 | SR | 0000 |

Example 2: MUL.UU W0, [W1++], W4 ; Mult. W0*[W1] (unsigned-unsigned)
; Store the result to W4:W5
; Post-Increment W1

| Before <br> Instruction |  |
| :---: | :---: |
| W0 | 1024 |
| W1 | 2300 |
| W4 | 9654 |
| W5 | BDBC |
| Data 2300 | D625 |
| SR | 0000 |


|  | After Instruction |
| :---: | :---: |
| W0 | 1024 |
| W1 | 2302 |
| W4 | 6D34 |
| W5 | 0D80 |
| Data 2300 | D625 |
| SR | 0000 |

NEG
Negate f
Syntax:
\{label: $\} \quad$ NEG\{.B $\} \quad$ f $\quad$,WREG $\}$

Operands: $\quad f \in[0 \ldots 8191]$
Operation:
$\overline{(f)}+1 \rightarrow$ destination designated by $D$
Status Affected:
Encoding:
Description:

| 1110 | 1110 | OBDf | ffff | ffff | ffff |
| :---: | :---: | :---: | :---: | :---: | :---: |

Compute the two's complement of the contents of the file register and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The ' $D$ ' bit selects the destination (' 0 ' for WREG, ' 1 ' for file register). The ' $f$ ' bits select the address of the file register.

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.
2: The WREG is set to working register W0.
Words: 1
Cycles: $\quad 1$

Example 1: NEG.B 0x880, WREG ; Negate (0x880) (Byte mode) ; Store result to WREG

Before
Instruction
After
Instruction

| WREG (W0) | 9080 |
| ---: | ---: |
| Data 0880 | 2355 |
|  | 0000 |


| WREG (W0) | 90AB |  |
| :---: | :---: | :---: |
| Data 0880 | 2355 |  |
| SR | 0008 | ( $\mathrm{N}=1$ ) |

Example 2: NEG $0 \times 1200$; Negate ( $0 \times 1200$ ) (Word mode)
Before

Instruction $\quad$| After |
| :---: |
| Instruction |

NEG

## Negate Ws

| Syntax: | \{label:\} | NEG\{.B\} | Ws, <br> [Ws], <br> [Ws++], <br> [Ws--], <br> [++Ws], <br> [--Ws], | Wd <br> [Wd] <br> [Wd++] <br> [Wd--] <br> [++Wd] <br> [--Wd] |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\begin{aligned} & W s \in[W \\ & W d \in[W \end{aligned}$ | ... W15] <br> ... W15] |  |  |  |  |
| Operation: Status Affected: | $\begin{aligned} & \overline{(W s)}+ \\ & \mathrm{DC}, \mathrm{~N} \end{aligned}$ | Wd $\mathrm{Z}, \mathrm{C}$ |  |  |  |  |
| Encoding: | 1110 | 1010 | 0Bqq | qddd | dppp | ssss |

Description:
Compute the two's complement of the contents of the source register Ws and place the result in the destination register Wd. Either register direct or indirect addressing may be used for both Ws and Wd.

The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $q$ ' bits select the destination Address mode.
The ' $d$ ' bits select the destination register.
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a . W extension to denote a word operation, but it is not required.
Words: $\quad 1$
Cycles: 1

Example 1: NEG.B W3, [W4++] ; Negate W3 and store to [W4] (Byte mode)
; Post-increment W4

| Before Instruction |  | After Instruction |  |  |
| :---: | :---: | :---: | :---: | :---: |
| W3 | 7839 | W3 | 7839 |  |
| W4 | 1005 | W4 | 1006 |  |
| Data 1004 | 2355 | Data 1004 | C755 |  |
| SR | 0000 | SR | 0008 | ( $\mathrm{N}=1$ ) |

Example 2: NEG [W2++], [--W4] ; Pre-decrement W4 (Word mode)
; Negate [W2] and store to [W4]
; Post-increment W2

|  | Before <br> Instruction |
| ---: | ---: |
| W2 | 0900 |
| W4 | 1002 |
| Data 0900 | 870 F |
| Data 1000 | 5105 |
|  | 0000 |


|  | After <br> Instruction |
| ---: | ---: |
| W2 | 0902 |
| W4 | 1000 |
| Data 0900 | 870 F |
| Data 1000 | 78 F 1 |
| SR | 0000 |

NEG
Syntax:

Operands:
Operation:

Status Affected:
Encoding:
Description:

Negate Accumulator
\{label:\} NEG Acc
$A c c \in[A, B]$
If $(A c c=A)$ :

$$
-\mathrm{ACCA} \rightarrow \mathrm{ACCA}
$$

Else:

$$
-\mathrm{ACCB} \rightarrow \mathrm{ACCB}
$$

OA, OB, OAB, SA, SB, SAB

| 1100 | 1011 | A001 | 0000 | 0000 | 0000 |
| :--- | :--- | :--- | :--- | :--- | :--- |

Compute the two's complement of the contents of the specified accumulator. Regardless of the Saturation mode, this instruction operates on all 40 bits of the accumulator.
The ' $A$ ' bit specifies the selected accumulator.
Words:
Cycles:

1
1

Example 1: NEG A ; Negate ACCA
; Store result to ACCA
; CORCON $=0 \times 0000$ (no saturation)

|  | After <br> Instruction |
| ---: | ---: |
| ACCA | FF CD6F A638 |
| CORCON | 0000 |
|  | 0000 |
|  |  |

Example 2: NEG B ; Negate ACCB
; Store result to ACCB
; CORCON $=0 \times 00 C O$ (normal saturation)

|  | Before <br> Instruction |
| ---: | ---: |
| ACCB | FF F230 10DC |
| CORCON | 00 CO 0 |
|  | 0000 |
|  |  |


|  | After <br> Instruction |
| ---: | ---: |
| ACCB | 00 ODCF EF24 |
| CORCON | 00 CO 0 |
|  | 0000 |
|  |  |

NOP

## No Operation

Syntax:
\{label:\} NOP

| Operands: | None |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operation: | No Operation |  |  |  |  |  |
| Status Affected: | None |  |  |  |  |  |
| Encoding: | 0000 | 0000 | xxxx | xxxx | xxxx | xxxx |
| Description: | No Operation is performed. |  |  |  |  |  |
|  | The ' $x$ ' bits can take any value. |  |  |  |  |  |
| Words: | 1 |  |  |  |  |  |
| Cycles: | 1 |  |  |  |  |  |

Example 1: NOP ; execute no operation


Example 2: NOP ; execute no operation

| Before Instruction |  |
| :---: | :---: |
| PC | 00 08AE |
| SR | 0000 |


|  | $c$ <br> After <br> Instruction |
| :--- | ---: |
| PC | 0008 BO 0 |
| SR | 0000 |
|  |  |

NOPR
No Operation
Syntax:
\{label: $\}$ NOPR

Operands:
None
Operation:
Status Affected:
Encoding:
Description:
No Operation
None

| 1111 | 1111 | xxxx | xxxx | xxxx | xxxx |
| :---: | :---: | :---: | :---: | :---: | :---: |

No Operation is performed.
The ' $x$ ' bits can take any value.
Words:
1
Cycles:
1

Example 1: NOPR ; execute no operation

\[

\]

|  | $c$ <br> After <br> Instruction |
| ---: | ---: |
|  | 002432 |
|  | 0000 |
|  |  |

Example 2: NOPR ; execute no operation

| BeforeInstruction |  |
| :---: | :---: |
|  |  |
| PC | 001466 |
| SR | 0000 |


|  | $c$ <br> Instruction |
| :--- | ---: |
| PC | 001468 |
|  | 0000 |
|  |  |

POP
Syntax:

Operands: $\quad f \in[0 \ldots 65334$
Operation: $\quad(\mathrm{W} 15)-2 \rightarrow \mathrm{~W} 15$ (TOS) $\rightarrow f$
Status Affected:
Encoding:
Description:
\{label:\} POP f

None

Pop TOS to $f$

| 1111 | 1001 | ffff | ffff | ffff | fff0 |
| :--- | :--- | :--- | :--- | :--- | :--- |

The Stack Pointer (W15) is pre-decremented by 2 and the Top-of-Stack (TOS) word is written to the specified file register, which may reside anywhere in the lower 32 K words of data memory.

The ' $f$ ' bits select the address of the file register.
Note 1: This instruction operates in Word mode only.
2: The file register address must be word-aligned.

Words: 1
Cycles: 1

Example 1: POP $0 \times 1230$; Pop TOS to $0 \times 1230$

|  | Before <br> Instruction |
| ---: | ---: |
| W15 | 1006 |
| Data 1004 | A401 |
| Data 1230 | 2355 |
|  | 0000 |


|  | After <br> Instruction |
| ---: | ---: |
| W15 | 1004 |
| Data 1004 | A 401 |
| Data 1230 | A 401 |
|  | 0000 |

Example 2: POP $0 \times 880$
; Pop TOS to 0x880

|  | Before <br> Instruction |
| ---: | ---: |
| W15 | 2000 |
| Data 0880 | E3E1 |
| Data 1FFE | A090 |
|  | 0000 |


|  | After <br> Instruction |
| ---: | ---: |
| W15 | 1FFE |
| Data 0880 | A090 |
| Data 1FFE | A090 |
|  | 0000 |


| Syntax: | \{label:\} | POP | Wd <br> [Wd] <br> [Wd++] <br> [Wd--] <br> [--Wd] <br> [++Wd] <br> $[\mathrm{Wd}+\mathrm{Wb}]$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\begin{aligned} & W d \in\left[\begin{array}{lll} W 0 & \ldots & W 15 \end{array}\right] \\ & W b b\left[\begin{array}{lll} W 0 & \ldots & W 15 \end{array}\right] \end{aligned}$ |  |  |  |  |  |
| Operation: | $\begin{aligned} & (\mathrm{W} 15)-2 \rightarrow \text { W15 } \\ & (\mathrm{TOS}) \rightarrow \mathrm{Wd} \end{aligned}$ |  |  |  |  |  |
| Status Affected: | None |  |  |  |  |  |
| Encoding: | 0111 | 1 www | w0 hh | hddd | d100 | 1111 |
| Description: | The Stack Pointer (W15) is pre-decremented by 2 and the Top-of-Stack (TOS) word is written to Wd. Either register direct or indirect addressing may be used for Wd. |  |  |  |  |  |
|  | The ' $w$ ' bits define the offset register Wb. <br> The ' $h$ ' bits select the destination Address mode. <br> The 'd' bits select the destination register. |  |  |  |  |  |

Note 1: This instruction operates in Word mode only.
2: This instruction is a specific version of the "MOV Ws, Wd" instruction (MOV [--W15], Wd). It reverse assembles as MOV.
Words: $\quad 1$
Cycles: 1

| Example 1: POP | W4 |
| :---: | :---: |
| Before Instruction |  |
| W4 | EDA8 |
| W15 | 1008 |
| Data 1006 | C45A |
| SR | 0000 |

; Pop TOS to W4

Example 2: POP [++W10] ; Pre-increment W10
; Pop TOS to [W10]

|  | Before <br> Instruction |
| ---: | ---: |
| W10 | 0 E 02 |
| W15 | 1766 |
| Data 0E04 | E3E1 |
| Data 1764 | C7B5 |
|  |  |
|  |  |


| After Instruction |  |
| :---: | :---: |
| W10 | 0E04 |
| W15 | 1764 |
| Data 0E04 | C7B5 |
| Data 1764 | C7B5 |
| SR | 0000 |

POP.D
Syntax:
\{label:\}
Double Pop TOS to Wnd:Wnd+1

Operands: $\quad$ Wnd $\in[W 0, W 2, W 4, \ldots$ W14]
Operation:
(W15) - $2 \rightarrow$ W15
(TOS) $\rightarrow$ Wnd + 1
(W15) - $2 \rightarrow$ W15
(TOS) $\rightarrow$ Wnd
Status Affected:
Encoding:
Description:
None

A double word is POPped from the Top-of-Stack (TOS) and stored to

| 1011 | 1110 | 0000 | $0 d d d$ | 0100 | 1111 |
| :--- | :--- | :--- | :--- | :--- | :--- | Wnd:Wnd +1 . The most significant word is stored to Wnd +1 , and the least significant word is stored to Wnd. Since a double word is POPped, the Stack Pointer (W15) gets decremented by 4.

The ' $d$ ' bits select the address of the destination register pair.
Note 1: This instruction operates on double words. See Figure 4-2 for information on how double words are aligned in memory.
2: Wnd must be an even working register.
3: This instruction is a specific version of the "MOV. D Ws, Wnd" instruction (MOV.D [--W15], Wnd). It reverse assembles as MOV.D.

Words: 1
Cycles: 2

Example 1: POP.D W6 ; Double pop TOS to W6

|  | Before |
| ---: | ---: |
| Instruction |  |


|  | After <br> Instruction |
| ---: | ---: |
| W6 | 3210 |
| W7 | 7654 |
| W15 | 084 C |
| Data 084C | 3210 |
| Data 084E | 7654 |
| SR | 0000 |
|  |  |

Example 2: POP.D wo
; Double pop TOS to wo

|  | Before |
| ---: | ---: |
| Instruction |  |

## POP.S

Syntax:

Operands:
Operation:
Status Affected:
Encoding:
Description:

Pop Shadow Registers
\{label:\} POP.S

None
POP shadow registers
DC, N, OV, Z, C

| 1111 | 1110 | 1000 | 0000 | 0000 | 0000 |
| :--- | :--- | :--- | :--- | :--- | :--- |

The values in the shadow registers are copied into their respective primary registers. The following registers are affected: W0-W3, and the C, Z, OV, N and DC STATUS register flags.

Note 1: The shadow registers are not directly accessible. They may only be accessed with PUSH.S and POP.S.
2: The shadow registers are only one-level deep.
Words: 1
Cycles: 1

Example 1: POP.S ; Pop the shadow registers
; (See PUSH.S Example 1 for contents of shadows)

| Before |  |  |
| :---: | :---: | :---: |
| Instruction |  |  |
| W0 | 07BB |  |
| W1 | 03FD |  |
| W2 | 9610 |  |
| W3 | 7249 |  |
| SR | 00E0 | (IPL = 7) |



Note: After instruction execution, contents of shadow registers are NOT modified.

## PUSH

Push f to TOS
Syntax:
\{label:\} PUSH f

Operands: $\quad f \in[0$... 65534 $]$
Operation: $\quad$ (f) $\rightarrow$ (TOS)
(W15) + $2 \rightarrow$ W15
Status Affected:
None
Encoding:
Description:

| 1111 | 1000 | ffff | ffff | ffff | fffo |
| :--- | :--- | :--- | :--- | :--- | :--- |

The contents of the specified file register are written to the Top-of-Stack (TOS) location and then the Stack Pointer (W15) is incremented by 2. The file register may reside anywhere in the lower 32 K words of data memory.

The ' $f$ ' bits select the address of the file register.
Note 1: This instruction operates in Word mode only.
2: The file register address must be word-aligned.
Words: 1
Cycles: 1

Example 1: PUSH 0x2004 ; Push (0x2004) to TOS

|  | Before <br> Instruction |
| ---: | ---: |
| W15 | OB00 |
| Data 0B00 | 791 C |
| Data 2004 | D400 |
|  | 0000 |


|  | After <br> Instruction |
| ---: | ---: |
|  | W15 |
| Data 0B00 |  |
| Data 2004 | D400 |
|  | D400 |
|  |  |
|  |  |

Example 2: PUSH 0xCOE
; Push (OxCOE) to TOS

|  | Before <br> Instruction |
| ---: | ---: |
| W15 | 0920 |
| Data 0920 | 0000 |
| Data 0C0E | 67 AA |
| SR | 0000 |


|  | After <br> Instruction |
| ---: | ---: |
| W15 | 0922 |
| Data 0920 | 67 AA |
| Data 2004 | 67 AA |
| SR | 0000 |

PUSH
$\left.\begin{array}{lll}\hline \text { Syntax: } & \text { \{label: }\} \quad \text { PUSH } \begin{array}{l}\text { Ws } \\ {[\mathrm{Ws}]} \\ {[\mathrm{Ws}++]}\end{array} \\ {[\mathrm{Ws--}]} \\ {[--\mathrm{Ws}]} \\ {[++\mathrm{Ws}]} \\ {[\mathrm{Ws}+\mathrm{Wb}]}\end{array}\right]$

Note 1: This instruction operates in Word mode only.
2: This instruction is a specific version of the "MOV Ws, Wd" instruction (MOV Ws, [W15++]). It reverse assembles as MOV.
Words: 1
Cycles:
1

Example 1: PUSH W2 ; Push W2 to TOS

| Before <br> Instruction |  |
| ---: | ---: |
| W2 | 6889 |
| W15 | 1566 |
| Data 1566 | 0000 |
|  | 0000 |


|  | After <br> Instruction |
| ---: | ---: |
| W2 | 6889 |
| W15 | 1568 |
| Data 1566 | 6889 |
|  | 0000 |
|  |  |

Example 2: PUSH [W5+W10] ; Push [W5+W10] to TOS

| Before Instruction |  |
| :---: | :---: |
| W5 | 1200 |
| W10 | 0044 |
| W15 | 0806 |
| Data 0806 | 216F |
| Data 1244 | B20A |
| SR | 0000 |


|  | After <br> Instruction |
| ---: | ---: |
| W5 | 1200 |
| W10 | 0044 |
| W15 | 0808 |
| Data 0806 | B20A |
| Data 1244 | B20A |
| SR | 0000 |
|  |  |

## PUSH.D

## Double Push Wns:Wns+1 to TOS

Syntax:
\{label:\} PUSH.D Wns

Operands: $\quad$ Wns $\in[$ W0, W2, W4 $\ldots$ W14]
Operation:
(Wns) $\rightarrow$ (TOS)
(W15) $+2 \rightarrow$ W15
(Wns + 1 ) $\rightarrow$ (TOS)
(W15) + $2 \rightarrow$ W15

Status Affected:
Encoding:
Description:

None

| 1011 | 1110 | 1001 | 1111 | 1000 | sss0 |
| :---: | :---: | :---: | :---: | :---: | :---: |

A double word (Wns:Wns + 1) is PUSHed to the Top-of-Stack (TOS). The least significant word (Wns) is PUSHed to the TOS first, and the most significant word $(\mathrm{Wns}+1)$ is PUSHed to the TOS last. Since a double word is PUSHed, the Stack Pointer (W15) gets incremented by 4.

The 's' bits select the address of the source register pair.
Note 1: This instruction operates on double words. See Figure 4-2 for information on how double words are aligned in memory.
2: Wns must be an even working register.
3: This instruction is a specific version of the "MOV. D Wns, Wd" instruction (MOV.D Wns, [W15++]). It reverse assembles as MOV. D.
$\begin{array}{ll}\text { Words: } & 1 \\ \text { Cycles: } & 2\end{array}$
; Push W6:W7 to TOS

|  | Before |
| ---: | ---: |
| Instruction |  |


|  | After <br> Instruction |
| ---: | ---: |
| W6 | C451 |
| W7 | 3380 |
| W15 | 1244 |
| Data 1240 | C451 |
|  |  |
| Data 1242 | 3380 |
| SR | 0000 |
|  |  |

Example 2
PUSH.D W10
; Push W10:W11 to TOS

After

| After Instruction |  |
| :---: | :---: |
| W10 | 80D3 |
| W11 | 4550 |
| W15 | 0C0C |
| Data 0C08 | 80D3 |
| Data 0COA | 4550 |
| SR | 0000 |

## PUSH.S

Push Shadow Registers
Syntax:
\{label:\} PUSH.S

Operands:
None
Operation: PUSH shadow registers
Status Affected:
Encoding:
Description:

| 1111 | 1110 | 1010 | 0000 | 0000 | 0000 |
| :--- | :--- | :--- | :--- | :--- | :--- |

The contents of the primary registers are copied into their respective shadow registers. The following registers are shadowed: W0-W3, and the $\mathrm{C}, \mathrm{Z}, \mathrm{OV}, \mathrm{N}$ and DC STATUS register flags.

Note 1: The shadow registers are not directly accessible. They may only be accessed with PUSH.S and POP.S.
2: The shadow registers are only one-level deep.
Words:
Cycles:
1
1

Example 1: PUSH.S ; Push primary registers into shadow registers

| Before |  |  | After Instruction |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction |  |  |  |  |  |
| W0 | 0000 |  | W0 | 0000 |  |
| W1 | 1000 |  | W1 | 1000 |  |
| W2 | 2000 |  | W2 | 2000 |  |
| W3 | 3000 |  | W3 | 3000 |  |
| SR | 0001 | ( $\mathrm{C}=1$ ) | SR | 0001 | ( $\mathrm{C}=1$ ) |

Note: After an instruction execution, contents of the shadow registers are updated.

Syntax:
\{label:\}
PWRSAV \#lit1

Operands:
Operation:

Status Affected:
Encoding:
Description:
lit $1 \in[0,1]$
$0 \rightarrow$ WDT count register
$0 \rightarrow$ WDT prescaler A count
$0 \rightarrow$ WDT prescaler $B$ count
$0 \rightarrow$ WDTO (RCON<4>)
$0 \rightarrow$ SLEEP (RCON<3>)
$0 \rightarrow$ IDLE (RCON<2>)
If (lit1 = 0):
Enter Sleep mode
Else:
Enter Idle mode
None

| 1111 | 1110 | 0100 | 0000 | 0000 | 000 k |
| :--- | :--- | :--- | :--- | :--- | :--- |

Place the processor into the specified Power Saving mode. If lit1 = ' 0 ', Sleep mode is entered. In Sleep mode, the clock to the CPU and peripherals are shutdown. If an on-chip oscillator is being used, it is also shutdown. If lit1 = ' 1 ', Idle mode is entered. In Idle mode, the clock to the CPU shuts down, but the clock source remains active and the peripherals continue to operate.
This instruction resets the Watchdog Timer Count register and the Prescaler Count registers. In addition, the WDTO, Sleep and Idle flags of the Reset System and Control (RCON) register are reset.

Note 1: The processor will exit from Idle or Sleep through an interrupt, processor Reset or Watchdog Time-out. See the dsPIC30F Data Sheet for details.
2: If awakened from Idle mode, Idle ( $\mathrm{RCON}<2>$ ) is set to ' 1 ' and the clock source is applied to the CPU.
3: If awakened from Sleep mode, Sleep ( $\mathrm{RCON}<3>$ ) is set to ' 1 ' and the clock source is started.
4: If awakened from a Watchdog Time-out, WDTO (RCON<4>) is set to ' 1 '.

Words: $\quad 1$
Cycles: $\quad 1$

Example 1: PWRSAV \#0 ; Enter SLEEP mode

| Before <br> Instruction | After <br> Instruction |
| :---: | :---: |
| SR | $0040(\mathrm{IPL}=2)$ | SR | $0040(\mathrm{IPL}=2)$ |
| :--- |

Example 2: PWRSAV \#1 ; Enter IDLE mode

| Before <br> Instruction | After <br> Instruction |
| :---: | :---: |
| $\mathrm{SR} \quad 0020(\mathrm{IPL}=1)$ | SR$0020 \quad(\mathrm{IPL}=1)$ |

## RCALL

## Relative Call


Encoding:

| 0000 | 0111 | nnnn | nnnn | nnnn | nnnn |
| :---: | :---: | :---: | :---: | :---: | :---: |

Description: Relative subroutine call with a range of 32 K program words forward or back from the current PC. Before the call is made, the return address (PC + 2 ) is PUSHed onto the stack. After the return address is stacked, the sign-extended 17-bit value (2 * Slit16) is added to the contents of the PC and the result is stored in the PC.

The ' $n$ ' bits are a signed literal that specifies the size of the relative call (in program words) from (PC + 2).

Note: When possible, this instruction should be used instead of CALL, since it only consumes one word of program memory.
Words: $\quad 1$
Cycles: 2


## RCALL

## Computed Relative Call

Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:


|  | Before nstruction |
| :---: | :---: |
| PC | 01 000A |
| W6 | FFC0 |
| W15 | 1004 |
| Data 1004 | 98FF |
| Data 1006 | 2310 |
| SR | 0000 |


|  | After Instruction |
| :---: | :---: |
| PC | 00 FF8C |
| W6 | FFC0 |
| W15 | 1008 |
| Data 1004 | 000C |
| Data 1006 | 0001 |
| SR | 0000 |



|  | Before <br> Instruction |
| ---: | ---: |
| PC | 000302 |
| W2 | 00 A 6 |
| W15 | 1004 |
| Data 1004 | 32 BB |
|  | 901 A |
|  | 0000 |


|  | After Instruction |
| :---: | :---: |
| PC | 000450 |
| W2 | 00A6 |
| W15 | 1008 |
| Data 1004 | 0304 |
| Data 1006 | 0000 |
| SR | 0000 |



Syntax:

Operands:
$\mathrm{Wn} \in$ [W0 ... W15]
Operation: $\quad(\mathrm{Wn}<13: 0>) \rightarrow$ RCOUNT
(PC) $+2 \rightarrow \mathrm{PC}$
Enable Code Looping
Status Affected:
Encoding:
Description:
\{label:\} REPEAT Wn

RA

| 0000 | 1001 | 1000 | 0000 | 0000 | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Repeat the instruction immediately following the REPEAT instruction ( $\mathrm{Wn}<13: 0>$ ) times. The instruction to be repeated (or target instruction) is held in the instruction register for all iterations and is only fetched once.

When this instruction executes, the RCOUNT register is loaded with the lower 14 bits of Wn. RCOUNT is decremented with each execution of the target instruction. When RCOUNT equals zero, the target instruction is executed one more time, and then normal instruction execution continues with the instruction following the target instruction.

The ' $s$ ' bits specify the $W n$ register that contains the repeat count.

## Special Features, Restrictions:

1. When $(\mathrm{Wn})=0$, REPEAT has the effect of a NOP and the RA bit is not set.
2. The target REPEAT instruction can NOT be:

- an instruction that changes program flow
- a DO, DISI, LNK, MOV.D, PWRSAV, REPEAT or ULNK instruction
- a 2-word instruction

Unexpected results may occur if these target instructions are used.
Note: The REPEAT and target instruction are interruptible.
Words:
Cycles:

Example 1: 000A26 REPEAT W4 ; Execute COM (W4+1) times 000A28 COM [W0++], [W2++] ; Vector complement

Before
Instruction

|  | Instruction |
| ---: | ---: |
|  | 000 A 26 |
| WCOUNT | 0023 |
|  | 0000 |
|  | 0000 |

After


## Section 5. Instruction Descriptions

Example 2: 00089 REPEAT W10 ; Execute TBLRD (W10+1) times 0008A0 TBLRDL [W2++], [W3++] ; Decrement (0x840)

|  | Before <br> Instruction |
| ---: | ---: |
| PC | 00089 E |
| W10 | 00 FF |
| RCOUNT | 0000 |
|  | 0000 |
|  |  |



## Reset

Syntax:
\{label:\} RESET

Operands:
Operation:

Encoding:
Description:

None
Force all registers that are affected by a $\overline{M C L R}$ Reset to their Reset condition
$1 \rightarrow$ SWR (RCON<6>)
$0 \rightarrow \mathrm{PC}$
Status Affected: OA, OB, OAB, SA, SB, SAB, DA, DC, IPL<2:0>, RA, N, OV, Z, C

| 1111 | 1110 | 0000 | 0000 | 0000 | 0000 |
| :--- | :--- | :--- | :--- | :--- | :--- |

This instruction provides a way to execute a software Reset. All core and peripheral registers will take their power-on value. The PC will be set to ' 0 ', the location of the RESET GOTO instruction. The SWR bit, RCON<6>, will be set to ' 1 ' to indicate that the RESET instruction was executed.

Note: Refer to the "dsPIC30F Family Reference Manual" (DS70046) for the power-on value of all registers.
Words: 1
Cycles: 1

Example 1: 00202A RESET ; Execute software RESET

|  | Before struction | After Instruction |  |  |
| :---: | :---: | :---: | :---: | :---: |
| PC | 00 202A | PC | 000000 |  |
| W0 | 8901 | W0 | 0000 |  |
| W1 | 08BB | W1 | 0000 |  |
| W2 | B87A | W2 | 0000 |  |
| W3 | 872F | W3 | 0000 |  |
| W4 | C98A | W4 | 0000 |  |
| W5 | AAD4 | W5 | 0000 |  |
| W6 | 981E | W6 | 0000 |  |
| W7 | 1809 | W7 | 0000 |  |
| W8 | C341 | W8 | 0000 |  |
| W9 | 90F4 | W9 | 0000 |  |
| W10 | F409 | W10 | 0000 |  |
| W11 | 1700 | W11 | 0000 |  |
| W12 | 1008 | W12 | 0000 |  |
| W13 | 6556 | W13 | 0000 |  |
| W14 | 231D | W14 | 0000 |  |
| W15 | 1704 | W15 | 0800 |  |
| SPLIM | 1800 | SPLIM | 0000 |  |
| TBLPAG | 007F | TBLPAG | 0000 |  |
| PSVPAG | 0001 | PSVPAG | 0000 |  |
| CORCON | 00F0 | CORCON | 0020 | (SATDW = 1) |
| RCON | 0000 | RCON | 0040 | (SWR = 1) |
| SR | 0021 | 1) $\quad \mathrm{SR}$ | 0000 |  |

## RETFIE

 Return from InterruptSyntax:
\{label:\} RETFIE

Operands:
None
Operation:
(W15) - $2 \rightarrow$ W15
(TOS<15:8>) $\rightarrow$ (SR<7:0>)
(TOS<7>) $\rightarrow$ (IPL3, CORCON<3>)
(TOS<6:0>) $\rightarrow$ (PC<22:16>)
(W15) - $2 \rightarrow$ W15
(TOS<15:0>) $\rightarrow$ ( $\mathrm{PC}<15: 0>$ )
NOP $\rightarrow$ Instruction Register
Status Affected:
Encoding:
Description:
IPL<3:0>, RA, N, OV, Z, C

| 0000 | 0110 | 0100 | 0000 | 0000 | 0000 |
| :--- | :--- | :--- | :--- | :--- | :--- |

Return from Interrupt Service Routine. The stack is POPped, which loads the low byte of the STATUS register, IPL<3> (CORCON<3>) and the Most Significant Byte of the PC. The stack is POPped again, which loads the lower 16 bits of the PC.

Note 1: Restoring IPL<3> and the low byte of the STATUS register restores the Interrupt Priority Level to the level before the execution was processed.
2: Before RETFIE is executed, the appropriate interrupt flag must be cleared in software to avoid recursive interrupts.
Words: $\quad 1$
Cycles: $\quad 3$ (2 if exception pending)

Example 1: 000A26 RETFIE ; Return from ISR


Example 2: 008050 RETFIE ; Return from ISR

| Before Instruction |  | After Instruction |  |  |
| :---: | :---: | :---: | :---: | :---: |
| PC | 008050 | PC | 007008 |  |
| W15 | 0926 | W15 | 0922 |  |
| Data 0922 | 7008 | Data 0922 | 7008 |  |
| Data 0924 | 0300 | Data 0924 | 0300 |  |
| CORCON | 0000 | CORCON | 0000 |  |
| SR | 0000 | SR | 0003 | $(Z, C=1)$ |

RETLW
Syntax:

Operands:

Operation:

## Encoding:

Description:
Status Affected:

## Return with Literal in Wn

\{label:\} RETLW\{.B\} \#lit10, Wn
lit10 $\in[0$... 255] for byte operation
lit10 $\in[0$... 1023] for word operation
$\mathrm{Wn} \in$ [W0 ... W15]
(W15) - $2 \rightarrow$ W15
(TOS) $\rightarrow$ (PC<22:16>)
(W15) - $2 \rightarrow$ W15
(TOS) $\rightarrow$ (PC<15:0>)
lit10 $\rightarrow$ Wn
None

| 0000 | 0101 | $0 B k k$ | kkkk | kkkk | dddd |
| :--- | :--- | :--- | :--- | :--- | :--- |

Return from subroutine with the specified, unsigned 10-bit literal stored in Wn. The software stack is POPped twice to restore the PC and the signed literal is stored in Wn. Since two POPs are made, the Stack Pointer (W15) is decremented by 4.

The 'B' bit selects byte or word operation ('0' for word, ' 1 ' for byte). The ' $k$ ' bits specify the value of the literal. The ' $d$ ' bits select the destination register.

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.
2: For byte operations, the literal must be specified as an unsigned value[0:255]. See Section 4.6 "Using 10-bit Literal Operands" for information on using 10-bit literal operands in Byte mode.

Cycles: $\quad 3$ (2 if exception pending)

Example 1: 000440 RETLW.B \#0xA, WO ; Return with 0xA in wo

|  | Before <br> Instruction |
| ---: | ---: |
| PC | 00050 A |
| W15 | 0993 |
| Data 11FC | 1200 |
| Data 11FE | 7008 |
|  | 0001 |
|  |  |


|  | After <br> Instruction |
| ---: | ---: |
| PC | 017008 |
| W15 | 0230 |
| Data 11FC | 11 FC |
| Data 11FE | 7008 |
|  | 0001 |
|  |  |

Syntax:
\{label:\}
RETURN

Operands:
None
Operation:
(W15) - $2 \rightarrow$ W15
(TOS) $\rightarrow$ ( $\mathrm{PC}<22: 16>$ )
(W15) - $2 \rightarrow$ W15
(TOS) $\rightarrow$ ( $\mathrm{PC}<15: 0>$ )
NOP $\rightarrow$ Instruction Register
Status Affected:
Encoding:
Description:

Words:
Cycles:

None

| 0000 | 0110 | 0000 | 0000 | 0000 | 0000 |
| :---: | :---: | :---: | :---: | :---: | :---: |

Return from subroutine. The software stack is POPped twice to restore the PC. Since two POPs are made, the Stack Pointer (W15) is decremented by 4 .
1
3 (2 if exception pending)

Example 1: 001 A06 RETURN ; Return from subroutine


Example 2: 005404 RETURN ; Return from subroutine

|  | Before <br> Instruction |
| ---: | ---: |
| W15 | 005404 |
| Data 0906 | 090 A |
| Data 0908 | 0966 |
| SR | 0000 |
|  | 0000 |


|  | After |
| ---: | ---: |
| Instruction |  |

\{label:\}
RLC\{.B\}
$\mathrm{f} \in$ [0 ... 8191]
Operands:
Operation:
For byte operation:
(C) $\rightarrow$ Dest $<0>$
( $\mathrm{f}<6: 0>$ ) $\rightarrow$ Dest<7:1>
(f $<7>$ ) $\rightarrow \mathrm{C}$
For word operation:
(C) $\rightarrow$ Dest $<0>$
(f<14:0>) $\rightarrow$ Dest<15:1>
(f<15>) $\rightarrow$ C


Status Affected:
Encoding:
Description:
N, Z, C

| 1101 | 0110 | 1BDf | ffff | ffff | ffff |
| :--- | :--- | :--- | :--- | :--- | :--- |

Rotate the contents of the file register f one bit to the left through the Carry flag and place the result in the destination register. The Carry flag of the STATUS Register is shifted into the Least Significant bit of the destination, and it is then overwritten with the Most Significant bit of Ws.

The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The ' $D$ ' bit selects the destination (' 0 ' for $f$, ' 1 ' for WREG).
The ' $f$ ' bits select the address of the file register.
Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.
2: The WREG is set to working register WO.
Words: 1
Cycles: 1

1
1

Example 1: RLC.B $0 x 1233$; Rotate Left w/ C (0x1233) (Byte mode)

| Before Instruction |  | After Instruction |  | $(N, C=1)$ | (Word mode) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Data 1232 | E807 | Data 1232 | D007 |  |  |
| SR | 0000 | SR | 0009 |  |  |
| Example 2: RLC | 0x820, | WREG ; Rota <br>  ; Stor | Left resul | $\begin{aligned} & \mathrm{w} / \mathrm{C}(0 \times 820) \\ & \mathrm{Lt} \text { in WREG } \end{aligned}$ |  |
| Before Instruction |  | After Instruction |  |  |  |
| WREG (W0) | 5601 | WREG (W0) | 42DD |  |  |
| Data 0820 | 216E | Data 0820 | 216E |  |  |
| SR | 0001 | $(C=1) \quad S R$ | 0000 | $(C=0)$ |  |

## RLC

Syntax:

Operands:

Operation:

Status Affected:
Encoding:
Description:

Rotate Left Ws through Carry

| $\{$ label:\} | RLC $\{. \mathrm{B}\}$ | Ws, | Wd |
| :--- | :--- | :--- | :--- |
|  |  | $[\mathrm{Ws}]$, | $[\mathrm{Wd}]$ |
|  | $[\mathrm{Ws}++]$, | $[\mathrm{Wd}++]$ |  |
|  |  | $[\mathrm{Ws}--]$, | $[\mathrm{Wd}--]$ |
|  |  | $[++\mathrm{Ws}]$, | $[++\mathrm{Wd}]$ |
|  |  | $[-\mathrm{Ws}]$, | $[-\mathrm{Wd}]$ |

Ws $\in$ [W0 ... W15] Wd $\in$ [W0 ... W15]

For byte operation:
(C) $\rightarrow$ Wd<0>
(Ws<6:0>) $\rightarrow$ Wd<7:1>
(Ws $<7>$ ) $\rightarrow \mathrm{C}$
For word operation:
(C) $\rightarrow \mathrm{Wd}<0>$
(Ws<14:0>) $\rightarrow$ Wd<15:1>
$(\mathrm{Ws}<15>) \rightarrow \mathrm{C}$


N, Z, C

| 1101 | 0010 | 1Bqq | qddd | dppp | ssss |
| :--- | :--- | :--- | :--- | :--- | :--- |

Rotate the contents of the source register Ws one bit to the left through the Carry flag and place the result in the destination register Wd. The Carry flag of the STATUS register is shifted into the Least Significant bit of Wd, and it is then overwritten with the Most Significant bit of Ws. Either register direct or indirect addressing may be used for Ws and Wd.

The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The ' $q$ ' bits select the destination Address mode.
The ' $d$ ' bits select the destination register.
The ' $p$ ' bits select the source Address mode. The ' $s$ ' bits select the source register.

Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . W extension to denote a word operation, but it is not required.
Words: 1
Cycles: 1

| Before |  |  |
| :---: | :---: | :---: |
| Instruction |  |  |
| W0 | 9976 |  |
| W3 | 5879 |  |
| SR | 0001 | ( $C=1$ ) |


| After Instruction |  |  |
| :---: | :---: | :---: |
|  |  |  |
| W0 | 9976 |  |
| W3 | 58ED |  |
| SR | 0009 | $(\mathrm{N}=1)$ |

Example 2: RLC [W2++], [W8] ; Rotate Left w/ C [W2] (Word mode)
; Post-increment W2
; Store result in [W8]

| Before Instruction |  | After Instruction |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| W2 | 2008 |  | W2 | 200A |  |
| W8 | 094E |  | W8 | 094E |  |
| Data 094E | 3689 |  | 94E | 8082 |  |
| Data 2008 | C041 |  | 008 | C041 |  |
| SR | 0001 | ( $\mathrm{C}=1$ ) | SR | 0009 | ( $\mathrm{N}, \mathrm{C}=1$ ) |

## RLNC

Syntax:

Operands:
Operation:

Status Affected:
Encoding:
Description:

Rotate Left f without Carry
\{label: $\} \quad$ RLNC\{.B\} f $\quad$ \{,WREG $\}$
$\mathrm{f} \in$ [0 ... 8191]
For byte operation:
(f<6:0>) $\rightarrow$ Dest<7:1>
(f<7>) $\rightarrow$ Dest<0>
For word operation:
(f<14:0>) $\rightarrow$ Dest<15:1>
( $f<15>$ ) $\rightarrow$ Dest<0>


N, Z

| 1101 | 0110 | OBDf | ffff | ffff | ffff |
| :--- | :--- | :--- | :--- | :--- | :--- |

Rotate the contents of the file register $f$ one bit to the left and place the result in the destination register. The Most Significant bit of $f$ is stored in the Least Significant bit of the destination, and the Carry flag is not affected.

The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The ' $D$ ' bit selects the destination (' 0 ' for WREG, ' 1 ' for file register). The ' $f$ ' bits select the address of the file register.

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
2: The WREG is set to working register WO.
Words: 1
Cycles: 1

Example 1: RLNC.B $0 x 1233$; Rotate Left (0x1233) (Byte mode)

| Before <br> Instruction |  |
| ---: | ---: |
| Data 1232 | E807 |
| SR | 0000 |



Example 2: RLNC 0x820, WREG ; Rotate Left (0x820) (Word mode) ; Store result in WREG

| Before Instruction |  | After Instruction |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| WREG (W0) | 5601 |  | (W0) | 42DC |  |
| Data 0820 | 216E |  | 0820 | 216E |  |
| SR | 0001 | $(\mathrm{C}=1)$ | SR | 0000 | $(\mathrm{C}=0)$ |


| $\{$ label: $\}$ | RLNC $\{. \mathrm{B}\}$ | Ws, | Wd |
| :--- | :--- | :--- | :--- |
|  | $[\mathrm{Ws}]$, | $[\mathrm{Wd}]$ |  |
|  |  | $[\mathrm{Ws}++]$, | $[\mathrm{Wd}++]$ |
|  | $[\mathrm{Ws}--]$, | $[\mathrm{Wd}--]$ |  |
|  |  | $[++\mathrm{Ws}]$, | $[++\mathrm{Wd}]$ |
|  |  | $[-\mathrm{Ws}]$, | $[--\mathrm{Wd}]$ |

Operands: $\quad$ Ws $\in[W 0 \ldots$ W15]
Wd $\in$ [W0 ... W15]
Operation
For byte operation:
(Ws<6:0>) $\rightarrow \mathrm{Wd}<7: 1>$
(Ws<7>) $\rightarrow \mathrm{Wd<0>}$
For word operation:
(Ws<14:0>) $\rightarrow$ Wd<15:1>
$(W s<15>) \rightarrow W d<0>$


Status Affected:
Encoding:
Description:
N, Z

| 1101 | 0010 | 0Bqq | qddd | dppp | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Rotate the contents of the source register Ws one bit to the left and place the result in the destination register Wd. The Most Significant bit of Ws is stored in the Least Significant bit of Wd, and the Carry flag is not affected. Either register direct or indirect addressing may be used for Ws and Wd.

The ' $B$ ' bit selects byte or word operation (' 0 ' for byte, ' 1 ' for word).
The ' $q$ ' bits select the destination Address mode.
The ' $d$ ' bits select the destination register.
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

Words:
Cycles:
1
1

## Example 1: RLNC.B W0, W3 ; Rotate Left (W0) (Byte mode)

| Before <br> Instruction |  |
| :--- | :---: |
| W0 |  |
|  |  |
| W3 |  |
| SR |  |
| SR |  |


| After Instruction |  |
| :---: | :---: |
|  |  |
| W0 | 9976 |
| W3 | 58EC |
| SR | 0009 |

Example 2: RLNC [W2++], [W8] ; Rotate Left [W2] (Word mode)
; Post-increment W2
; Store result in [W8]

\{label:\} RRC\{.B\} f $\{$,WREG\}

Operands: $\quad f \in[0 \ldots 8191]$
Operation: For byte operation:
(C) $\rightarrow$ Dest<7>
(f<7:1>) $\rightarrow$ Dest<6:0>
(f $<0>$ ) $\rightarrow \mathrm{C}$
For word operation:
(C) $\rightarrow$ Dest<15>
(f<15:1>) $\rightarrow$ Dest<14:0>
$(\mathrm{f}<0>) \rightarrow \mathrm{C}$


Status Affected:
Encoding:
Description:

N, Z, C

| 1101 | 0111 | 1BDf | ffff | ffff | ffff |
| :--- | :--- | :--- | :--- | :--- | :--- |

Rotate the contents of the file register $f$ one bit to the right through the Carry flag and place the result in the destination register. The Carry flag of the STATUS Register is shifted into the Most Significant bit of the destination, and it is then overwritten with the Least Significant bit of Ws.

The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The ' $B$ ' bit selects byte or word operation (' 0 ' for byte, ' 1 ' for word). The ' $D$ ' bit selects the destination (' 0 ' for WREG, ' 1 ' for file register). The ' $f$ ' bits select the address of the file register.

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.
2: The WREG is set to working register W0.

Words:
1
Cycles: 1

Before
Instruction

After
Instruction

| Data 1232 | 7407 |
| :---: | :---: |
| SR | 0000 |

Example 2: RRC $0 \times 820$, WREG ; Rotate Right w/ C ( $0 \times 820$ ) (Word mode) ; Store result in WREG


## RRC

Rotate Right Ws through Carry
Syntax:

| \{label: $\}$ | RRC $\{. \mathrm{B}\}$ | Ws, | Wd |
| :--- | :--- | :--- | :--- |
|  | $[\mathrm{Ws}]$, | $[\mathrm{Wd}]$ |  |
|  | $[\mathrm{Ws}++]$, | $[\mathrm{Wd}++]$ |  |
|  | $[\mathrm{Ws}--]$, | $[\mathrm{Wd}--]$ |  |
|  | $[++\mathrm{Ws}]$, | $[++\mathrm{Wd}]$ |  |
|  |  | $[-\mathrm{Ws}]$, | $[--\mathrm{Wd}]$ |

Operands:
Ws $\in$ [W0 ... W15]
Wd $\in$ [W0 ... W15]
Operation:
For byte operation:
(C) $\rightarrow \mathrm{Wd}<7>$
(Ws<7:1>) $\rightarrow$ Wd<6:0>
(Ws<0>) $\rightarrow$ C
For word operation:
(C) $\rightarrow$ Wd<15>
(Ws<15:1>) $\rightarrow$ Wd<14:0>
(Ws<0>) $\rightarrow$ C


Status Affected:
Encoding:
Description:

N, Z, C

| 1101 | 0011 | 1 Bqq | qddd | dppp | ssss |
| :--- | :--- | :--- | :--- | :--- | :--- |

Rotate the contents of the source register Ws one bit to the right through the Carry flag and place the result in the destination register Wd. The Carry flag of the STATUS Register is shifted into the Most Significant bit of Wd , and it is then overwritten with the Least Significant bit of Ws.
Either register direct or indirect addressing may be used for Ws and Wd.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The ' $q$ ' bits select the destination Address mode. The ' $d$ ' bits select the destination register.
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

Words: 1
Cycles: 1

Example 2: RRC [W2++], [W8] ; Rotate Right w/ C [W2] (Word mode)
; Post-increment W2
; Store result in [W8]

| Before Instruction |  | After Instruction |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| W2 | 2008 |  | W2 | 200A |  |
| W8 | 094E |  | W8 | 094E |  |
| Data 094E | 3689 |  | Data 094E | E020 |  |
| Data 2008 | C041 |  | Data 2008 | C041 |  |
| SR | 0001 | ( $\mathrm{C}=1$ ) | ) SR | 0009 | ( $\mathrm{N}, \mathrm{C}=1$ ) |

## RRNC

Syntax:

Operands: $\quad f \in[0 \ldots 8191]$
Operation:

Status Affected:
Encoding:
Description:
For byte operation:
( $\mathrm{f}<0>$ ) $\rightarrow$ Dest $<7>$
For word operation:
(f<0>) $\rightarrow$ Dest<15>


N, Z

Rotate Right f without Carry
\{label:\} RRNC\{.B\} f $\quad$, WREG $\}$
( $f<7: 1>$ ) $\rightarrow$ Dest<6:0>
(f<15:1>) $\rightarrow$ Dest<14:0>

| 1101 | 0111 | OBDf | ffff | ffff | ffff |
| :--- | :--- | :--- | :--- | :--- | :--- |

Rotate the contents of the file register $f$ one bit to the right and place the result in the destination register. The Least Significant bit of f is stored in the Most Significant bit of the destination, and the Carry flag is not affected.

The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The 'D' bit selects the destination (' 0 ' for WREG, ' 1 ' for file register). The ' $f$ ' bits select the address of the file register.

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . W extension to denote a word operation, but it is not required.
2: The WREG is set to working register W0.
Words: 1
Cycles: 1

Example 1: RRNC.B $0 x 1233$; Rotate Right ( $0 \times 1233$ ) (Byte mode)

| Before <br> Instruction | After <br> Instruction |
| ---: | ---: |
| Data 1232 | E 807 |
| SR | 0000 |
|  | Data 1232 |

Example 2: RRNC 0x820, WREG ; Rotate Right (0x820) (Word mode) ; Store result in WREG

RRNC
Rotate Right Ws without Carry

| Syntax: | \{label:\} | RRNC\{.B\} | Ws, | Wd |
| :--- | :--- | :--- | :--- | :--- |
|  |  | $[\mathrm{Ws}]$, | $[\mathrm{Wd}]$ |  |
|  |  | $[\mathrm{Ws}++]$, | $[\mathrm{Wd}++]$ |  |
|  |  | $[\mathrm{Ws}--]$, | $[\mathrm{Wd}--]$ |  |
|  |  | $[++\mathrm{Ws}]$, | $[++\mathrm{Wd}]$ |  |
|  |  | $[-\mathrm{Ws}]$, | $[--\mathrm{Wd}]$ |  |


| Operands: | $\begin{aligned} & W s \in[W 0 \ldots \text { W15] } \\ & \text { Wd } \in[W 0 \ldots . \text { W15] } \end{aligned}$ |
| :---: | :---: |
| Operation: | For byte operation: $\begin{aligned} & (W s<7: 1>) \rightarrow W d<6: 0> \\ & (W s<0>) \rightarrow W d<7> \end{aligned}$ <br> For word operation: $(W s<15: 1>) \rightarrow W d<14: 0>$ $(W s<0>) \rightarrow W d<15>$ |

Status Affected:
Encoding:
Description:

N, Z

| 1101 | 0011 | 0Bqq | qddd | dppp | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Rotate the contents of the source register Ws one bit to the right and place the result in the destination register Wd. The Least Significant bit of Ws is stored in the Most Significant bit of Wd, and the Carry flag is not affected. Either register direct or indirect addressing may be used for Ws and Wd.

The 'B' bit selects byte or word operation ('0' for word, ' 1 ' for byte).
The ' $q$ ' bits select the destination Address mode.
The ' $d$ ' bits select the destination register.
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.

Words:
Cycles:

Example 1: RRNC.B W0, W3 ; Rotate Right (W0) (Byte mode) ; Store the result in W3

| BeforeInstruction |  |
| :---: | :---: |
|  |  |
| W0 | 9976 |
| W3 | 5879 |
| SR | 0001 |


| After Instruction |  |
| :---: | :---: |
|  |  |
| W0 | 9976 |
| W3 | 583B |
| SR | 0001 |

## Section 5. Instruction Descriptions

Example 2: RRNC [W2++], [W8] ; Rotate Right [W2] (Word mode)
; Post-increment W2 ; Store result in [W8]

|  | Before <br> Instruction |
| ---: | ---: |
| W2 | 2008 |
|  | 094 E |
| Data 094E | 3689 |
|  |  |
| Data 2008 | C041 |
|  | 0000 |
|  |  |



SAC
Store Accumulator
Syntax:
\{label: $\}$ SAC
$\begin{array}{ll}\text { \{\#Slit4, }\} & \mathrm{Wd} \\ & {[\mathrm{Wd}}\end{array}$
[Wd++
[Wd--]
[--Wd]
[++Wd]
[Wd + Wb]

Operands: $\quad$ Acc $\in[A, B]$
Slit4 $\in[-8 \ldots+7]$
$\mathrm{Wb}, \mathrm{Wd} \in[\mathrm{W0} 0 . \mathrm{W} 15]$
Operation:
Shift $_{\text {Slit4 }}($ Acc) (optional)
(Acc[31:16]) $\rightarrow$ Wd
Status Affected:
Encoding:
Description:
None

| 1100 | 1100 | Awww | wrrr | rhhh | dddd |
| :---: | :---: | :---: | :---: | :---: | :---: |

Perform an optional, signed 4-bit shift of the specified accumulator, then store the shifted contents of ACCxH (Acc[31:16]) to Wd. The shift range is $-8: 7$, where a negative operand indicates an arithmetic left shift and a positive operand indicates an arithmetic right shift. Either register direct or indirect addressing may be used for Wd.

The 'A' bit specifies the source accumulator.
The ' $w$ ' bits specify the offset register Wb.
The 'r' bits encode the optional accumulator pre-shift.
The ' $h$ ' bits select the destination Address mode.
The ' $d$ ' bits specify the destination register Wd.
Note 1: This instruction does not modify the contents of Acc.
2: This instruction stores the truncated contents of Acc. The instruction SAC. R may be used to store the rounded accumulator contents.
3: If Data Write saturation is enabled (SATDW, CORCON<5>, $=1$ ), the value stored to Wd is subject to saturation after the optional shift is performed.

Words: 1
Cycles: 1

Example 1: SAC A, \#4, W5
; Right shift ACCA by 4
; Store result to W5
; CORCON = 0x0010 (SATDW = 1)

|  | Before <br> Instruction |
| ---: | ---: |
| WCO | B900 |
| ACCA | $00120 \mathrm{FFF00}$ |
| SR | 0010 |
|  | 0000 |


|  | After <br> Instruction |
| ---: | ---: |
| W5 | 0120 |
| ACCA | $00120 \mathrm{~F} \mathrm{FF00}$ |
| SRCON | 0010 |
|  | 0000 |
|  |  |

```
Example 2: SAC B, #-4, [W5++]
    ; Left shift ACCB by 4
    ; Store result to [W5], Post-increment W5
    ; CORCON = 0x0010 (SATDW = 1)
```

|  | Before <br> Instruction |
| ---: | ---: |
| W5 | 2000 |
| ACCB | FF C891 8F4C |
| CORCON | 5 BBE |
| SR | 0010 |
|  | 0000 |
|  |  |


|  | After <br> Instruction |
| ---: | ---: |
| W5 | 2002 |
| ACCB | FF C891 1F4C |
| CORCON | 8000 |
| SR | 0010 |
|  | 0000 |
|  |  |

## SAC.R

## Store Rounded Accumulator

| Syntax: | \{label:\} | SAC.R | Acc, | \{\#Slit4,\} | Wd <br> [Wd] <br> [Wd++] <br> [Wd--] <br> [--Wd] <br> [++Wd] <br> $[\mathrm{Wd}+\mathrm{Wb}]$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\begin{aligned} & \text { Acc } \in[A \\ & \text { Slit } 4 \in[ \\ & \text { Wb } \in[\mathrm{V} \\ & \mathrm{Wd} \in[\mathrm{~V} \end{aligned}$ | $\begin{aligned} & \ldots+7] \\ & \ldots \text { W15] } \\ & \ldots \text { W15] } \end{aligned}$ |  |  |  |  |
| Operation: |  | cc) (option <br> ] $\rightarrow \mathrm{Wd}$ |  |  |  |  |
| Status Affected: | None |  |  |  |  |  |
| Encoding: | 1100 | 1101 | Awww | wrrr | rhhh | dddd |

Description:
Perform an optional, signed 4-bit shift of the specified accumulator, then store the rounded contents of ACCxH (Acc[31:16]) to Wd. The shift range is $-8: 7$, where a negative operand indicates an arithmetic left shift and a positive operand indicates an arithmetic right shift. The Rounding mode (Conventional or Convergent) is set by the RND bit, CORCON<1>. Either register direct or indirect addressing may be used for Wd.

The ' $A$ ' bit specifies the source accumulator.
The ' $w$ ' bits specify the offset register Wb.
The 'r' bits encode the optional accumulator pre-shift.
The ' $h$ ' bits select the destination Address mode.
The 'd' bits specify the destination register Wd.
Note 1: This instruction does not modify the contents of the Acc.
2: This instruction stores the rounded contents of Acc. The instruction SAC may be used to store the truncated accumulator contents.
3: If Data Write saturation is enabled (SATDW, CORCON<5>, $=1$ ), the value stored to Wd is subject to saturation after the optional shift is performed.

| Words: | 1 |
| :--- | :--- |
| Cycles: | 1 |

Example 1: SAC.R A, \#4, W5
; Right shift ACCA by 4
; Store rounded result to W5
; CORCON $=0 \times 0010($ SATDW $=1)$


Example 2: SAC.R B, \#-4, [W5++]
; Left shift ACCB by 4
; Store rounded result to [W5], Post-increment W5
; CORCON $=0 \times 0010$ (SATDW = 1)

|  | Before <br> Instruction |
| ---: | ---: |
| W5 | 2000 |
| ACCB | FF F891 8F4C |
| CORCON | 5 BBE |
| SR | 0010 |
|  | 0000 |
|  |  |


|  | After <br> Instruction |
| ---: | ---: |
| WC | 2002 |
| Data 2000 | FF F891 8F4C |
| CORCON | 8919 |
| SR | 0010 |
|  |  |

## SE

## Sign-Extend Ws

Syntax:

| \{label: $\} \quad$ SE | Ws, | Wnd |  |
| :--- | :--- | :--- | :--- |
|  |  | $[\mathrm{Ws}]$, |  |
|  | $[\mathrm{Ws}++]$, |  |  |
|  | $[\mathrm{Ws}--]$, |  |  |
|  | $[++\mathrm{Ws}]$, |  |  |
|  | $[-\mathrm{Ws}]$, |  |  |

$\begin{array}{ll}\text { Operands: } & \text { Ws } \in[W 0 \ldots \text { W15 }] \\ & W n d \in[W 0 \ldots \text { W15 }]\end{array}$
Operation: $\quad \mathrm{Ws}<7: 0>\rightarrow$ Wnd<7:0> If $(\mathrm{Ws}<7>=1)$ :
$0 \times F F \rightarrow$ Wnd<15:8>
Else:
$0 \rightarrow$ Wnd<15:8>

## Status Affected:

Encoding:
Description:
N, Z, C

| 1111 | 1011 | 0000 | $0 d d d$ | dppp | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Sign-extend the byte in Ws and store the 16-bit result in Wnd. Either register direct or indirect addressing may be used for Ws, and register direct addressing must be used for Wnd. The C flag is set to the complement of the N flag.

The ' $d$ ' bits select the destination register.
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note 1: This operation converts a byte to a word, and it uses no . B or .w extension.
2: The source W s is addressed as a byte operand, so any address modification is by ' 1 '.

Words: 1
Cycles: $\quad 1$

Example 1: SE W3, W4 ; Sign-extend W3 and store to W4


Example 2: SE [W2++], W12 ; Sign-extend [W2] and store to W12
; Post-increment w2

|  | Before |
| ---: | ---: |
| Instruction |  |


| After Instruction |  |  |
| :---: | :---: | :---: |
| W2 | 0901 |  |
| W12 | FF8F |  |
| Data 0900 | 008F |  |
| SR | 0008 | ( $\mathrm{N}=1$ ) |

## SETM

## Set for WREG

Syntax:
\{label:\} SETM\{.B\} f
WREG

Operands:
$\mathrm{f} \in$ [0 ... 8191]
Operation:
For byte operation: $0 x F F \rightarrow$ destination designated by $D$
For word operation:
0xFFFF $\rightarrow$ destination designated by D
Status Affected:
Encoding:
Description:

None

| 1110 | 1111 | 1BDf | ffff | ffff | ffff |
| :--- | :--- | :--- | :--- | :--- | :--- |

All the bits of the specified register are set to ' 1 '. If WREG is specified, the bits of WREG are set. Otherwise, the bits of the specified file register are set.

The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The 'D' bit selects the destination (' 0 ' for WREG, ' 1 ' for file register). The ' $f$ ' bits select the address of the file register.

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
2: The WREG is set to working register W0.

Words: $\quad 1$
Cycles: 1

Example 1: SETM.B 0x891 ; Set 0x891 (Byte mode)

| Before <br> Instruction | After <br> Instruction |  |
| ---: | ---: | ---: |
| Data 0890 | 2739 |  |
| SR | 0000 | Data 0890 |
|  | FF39 |  |

Example 2: SETM WREG ; set WREG (Word mode)
Before After
Instruction Instruction

| WREG (W0) | 0900 | WREG (W0) | FFFF |
| ---: | ---: | ---: | ---: |
| SR | 0000 |  | 0000 |

## Set Ws

| Syntax: | \{label:\} SETM\{.B\} | Wd <br> [Wd] <br> [Wd++] <br> [Wd--] <br> [++Wd] <br> [--Wd] |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: <br> Operation: | For byte operation: <br> $0 x F F \rightarrow$ Wd for byte operation <br> For word operation: |  |  |  |  |
| Status Affected: Encoding: | None | 1Bqq | qddd | d000 | 0000 |
| Description: | The ' $B$ ' bits selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The ' $q$ ' bits select the destination Address mode. <br> The ' $d$ ' bits select the destination register. |  |  |  |  |

Note: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
Words: $\quad 1$
Cycles: 1

Example 1: SETM.B W13 ; Set W13 (Byte mode)

| Before <br> Instruction |  |
| ---: | ---: |
| W13 | 2739 |
| SR | 0000 |


| After Instruction |  |
| :---: | :---: |
| W13 | 27FF |
| SR | 0000 |

Example 2: SETM $\quad \begin{aligned} {[--W 6] } & ; \text { Pre-decrement W6 (Word mode) } \\ & ; \text { Set [W6] }\end{aligned}$

|  | Before |
| ---: | ---: |
| Instruction |  |


|  | After |
| ---: | ---: |
| Instruction |  |

SFTAC
Syntax:

Operands:
Operation:
Status Affected:
Encoding:
Description:

Arithmetic Shift Accumulator by Slit6
\{label: $\}$ SFTAC Acc, \#Slit6
$A c c \in[A, B]$
Slit6 $\in[-16 \ldots$... 16]
Shift $_{\mathrm{k}}(\mathrm{Acc}) \rightarrow \mathrm{Acc}$
OA, OB, OAB, SA, SB, SAB

| 1100 | 1000 | A000 | 0000 | 01 kk | kkkk |
| :--- | :--- | :--- | :--- | :--- | :--- |

Arithmetic shift the 40-bit contents of the specified accumulator by the signed, 6-bit literal and store the result back into the accumulator. The shift range is $-16: 16$, where a negative operand indicates a left shift and a positive operand indicates a right shift. Any bits which are shifted out of the accumulator are lost.

The ' $A$ ' bit selects the accumulator for the result.
The ' $k$ ' bits determine the number of bits to be shifted.
Note 1: If saturation is enabled for the target accumulator (SATA, CORCON $<7>$ or SATB, $\operatorname{CORCON}<6>$ ), the value stored to the accumulator is subject to saturation.
2: If the shift amount is greater than 16 or less than -16 , no modification will be made to the accumulator, and an arithmetic trap will occur.
Words: 1
Cycles: 1

Example 1: SFTAC A, \#12
; Arithmetic right shift ACCA by 12
; Store result to ACCA
; CORCON $=0 \times 0080$ (SATA $=1)$


Example 2: SFTAC B, \#-10
; Arithmetic left shift ACCB by 10
; Store result to ACCB
; CORCON $=0 \times 0040($ SATB $=1)$


## Arithmetic Shift Accumulator by Wb

Syntax:

Operands: $\quad$ Acc $\in[A, B]$
$\mathrm{Wb} \in[\mathrm{W0}$... W15]
Operation: $\quad \mathrm{Shift}_{(\mathrm{Wb})}(\mathrm{Acc}) \rightarrow$ Acc
Status Affected:
Encoding:
Description:
OA, OB, OAB, SA, SB, SAB

| 1100 | 1000 | A000 | 0000 | 0000 | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Arithmetic shift the 40-bit contents of the specified accumulator and
store the result back into the accumulator. The Least Significant 6 bits of Wb are used to specify the shift amount. The shift range is $-16: 16$, where a negative value indicates a left shift and a positive value indicates a right shift. Any bits which are shifted out of the accumulator are lost.

The ' $A$ ' bit selects the accumulator for the source/destination. The 's' bits select the address of the shift count register.

Note 1: If saturation is enabled for the target accumulator (SATA, CORCON $<7>$ or SATB, CORCON<6>), the value stored to the accumulator is subject to saturation.
2: If the shift amount is greater than 16 or less than -16 , no modification will be made to the accumulator, and an arithmetic trap will occur.

| Words: | 1 |
| :--- | :--- |
| Cycles: | 1 |

1
1

Example 1: SFTAC A, Wo
; Arithmetic shift ACCA by (W0)
; Store result to ACCA
; CORCON $=0 \times 0000$ (saturation disabled)


|  | After <br> Instruction |
| ---: | ---: |
| WO | FFFC |
| ACCA | 03 20FA B090 |
| CORCON | 0000 |
|  | 8800 |
|  |  |

Example 2: SFTAC B, W12
; Arithmetic shift ACCB by (W12)
; Store result to ACCB
; CORCON $=0 \times 0040$ (SATB $=1)$


|  | After <br> Instruction |
| ---: | ---: |
| W12 | 000 F |
| ACCB | FF FFFF FFE3 |
| CORCON | 0040 |
|  | 0000 |
|  |  |




Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.
Words: $\quad 1$
Cycles: 1

```
Example 1: SL.B W3, W4 ; Shift left W3 (Byte mode)
```

; Store result to W4

| Before |  |
| :--- | ---: |
| Instruction |  |
| W3 | 78 A 9 |
| W4 | 1005 |
| SR | 0000 |
|  |  |


| After Instruction |  | $(\mathrm{C}=1)$ |
| :---: | :---: | :---: |
|  |  |  |
| W3 | 78A9 |  |
| W4 | 1052 |  |
| SR | 0001 |  |

## Section 5. Instruction Descriptions

$\begin{aligned} \text { Example 2: } \mathrm{SL}[\mathrm{W} 2++], \quad[\mathrm{W} 12] & ; \text { Shift left [W2] (Word mode) } \\ & ; \text { Store result to [W12] } \\ & ; \text { Post-increment W2 }\end{aligned}$

|  | Before <br> Instruction |
| ---: | ---: |
| W2 | 0900 |
| W12 | 1002 |
| Data 0900 | 800 F |
| Data 1002 | 6722 |
|  | 0000 |
|  |  |



SL
Syntax:

Operands: $\quad \mathrm{Wb} \in[\mathrm{W} 0 \ldots \mathrm{~W} 15]$

$$
\text { lit4 } \in[0 \ldots 15]
$$

$$
\text { Wnd } \in[\text { W0 ... W15] }
$$

Operation: lit4<3:0> $\rightarrow$ Shift_Val
Wnd<15:Shift_Val> $=$ Wb<15-Shift_Val:0> Wd<Shift_Val-1:0>=0
Status Affected:
Encoding:
Description:

## Shift Left by Short Literal

 \{label: $\} \quad$ SL $\quad$ Wb, $\quad$ \#lit4, $\quad$ Wnd$$
N, Z
$$

| 1101 | 1101 | 0www | wddd | d100 | kkkk |
| :---: | :---: | :---: | :---: | :---: | :---: |

Shift left the contents of the source register Wb by the 4-bit unsigned literal and store the result in the destination register Wnd. Any bits shifted out of the source register are lost. Direct addressing must be used for Wb and Wnd.

The ' $w$ ' bits select the address of the base register.
The ' $d$ ' bits select the destination register.
The ' $k$ ' bits provide the literal operand, a five-bit integer number.
Note: This instruction operates in Word mode only.
Words: 1
Cycles: 1

Example 1: SL W2, \#4, W2 ; Shift left W2 by 4 ; Store result to W2


Example 2: SL W3, \#12, W8 ; Shift left W3 by 12
; Store result to W8

| Before Instruction |  |
| :---: | :---: |
| W3 | 0912 |
| W8 | 1002 |
| SR | 0000 |


| After Instruction |  |
| :---: | :---: |
| W3 | 0912 |
| W8 | 2000 |
| SR | 0000 |



SUB

## Subtract WREG from f

Syntax:
\{label:\}
SUB\{.B $\quad \mathrm{f}$
\{,WREG\}

Operands: $\quad f \in[0 \ldots 8191]$
Operation: $\quad$ (f) $-($ WREG $) \rightarrow$ destination designated by $D$
Status Affected:
Encoding:
Description:
DC, N, OV, Z, C

| 1011 | 0101 | $0 B D f$ | ffff | ffff | ffff |
| :--- | :--- | :---: | :---: | :---: | :---: |

Subtract the contents of the default working register WREG from the contents of the specified file register, and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The 'B' bit selects byte or word operation ('0' for word, ' 1 ' for byte). The ' $D$ ' bit selects the destination (' 0 ' for WREG, ' 1 ' for file register). The ' $f$ ' bits select the address of the file register.

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . W extension to denote a word operation, but it is not required.
2: The WREG is set to working register WO.
Words: 1
Cycles: 1

Example 1: SUB.B 0x1FFF ; Sub. WREG from (0x1FFF) (Byte mode)
; Store result to $0 \times 1 \mathrm{FFF}$


Example 2: SUB 0xA04, WREG ; Sub. WREG from (0xA04) (Word mode)
; Store result to WREG

| Before <br> Instruction |  |
| ---: | ---: |
| WREG (W0) | 6234 |
| Data 0A04 | 4523 |
| SR | 0000 |


| After Instruction |  |  |
| :---: | :---: | :---: |
| WREG (W0) | E2EF |  |
| Data 0A04 | 4523 |  |
| SR | 0008 | $(\mathrm{N}=1)$ |



SUB
Subtract Short Literal from Wb

| Syntax: | \{label:\} | SUB\{.B\} | Wb, | \#lit5, | Wd <br> [Wd] <br> [Wd++] <br> [Wd--] <br> [++Wd] <br> [--Wd] |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\mathrm{Wb} \in[\mathrm{V}$ lit5 $\in[0$ $W d \in[$ |  |  |  |  |  |
| Operation: | (Wb) - lit | $\rightarrow \mathrm{Wd}$ |  |  |  |  |
| Status Affected: | DC, N, | , Z, C |  |  |  |  |
| Encoding: | 0101 | 0www | wBqq | qddd | d11k | kkkk |

Description
Subtract the 5-bit unsigned literal operand from the contents of the base register Wb , and place the result in the destination register Wd. Register direct addressing must be used for Wb. Register direct or indirect addressing must be used for Wd.

The ' $w$ ' bits select the address of the base register.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $q$ ' bits select the destination Address mode.
The ' $d$ ' bits select the destination register.
The ' $k$ ' bits provide the literal operand, a five-bit integer number.
Note: The extension .B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.

| Words: | 1 |
| :--- | :--- |
| Cycles: | 1 |

Example 1: SUB.B W4, \#0x10, W5 ; Sub. 0x10 from W4 (Byte mode) ; Store result to W5

| Before |  |
| :---: | :---: |
| W4 | 1782 |
| W5 | 7804 |
| SR | 0000 |



Example 2: SUB W0, \#0x8, [W2++] ; Sub. 0x8 from W0 (Word mode)
; Store result to [W2]
; Post-increment W2

|  | Before <br> Instruction |
| ---: | ---: |
| W0 | F230 |
| W2 | 2004 |
| Data 2004 | A557 |
| SR | 0000 |
|  |  |


| After <br> Instruction |  |
| ---: | ---: |
| W0 | F230 |
| W2 | 2006 |
| Data 2004 | $F 228$ |
| SR | 0009 |

## Subtract Ws from Wb

| Syntax: | \{label:\} | SUB\{.B\} | Wb, | Ws, [Ws], [Ws++], [Ws--], [++Ws], [--Ws], | Wd <br> [Wd] <br> [Wd++] <br> [Wd--] <br> [++Wd] <br> [--Wd] |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\begin{aligned} & W b \in\left[\begin{array}{l} W 0 \end{array} \ldots W 15\right] \\ & W s \in\left[\begin{array}{l} W 0 \end{array} . . . W 15\right] \\ & W d \in\left[\begin{array}{l} W 0 \end{array} . . W 15\right] \end{aligned}$ |  |  |  |  |  |
| Operation: | $(\mathrm{Wb})-(\mathrm{Ws}) \rightarrow \mathrm{Wd}$ |  |  |  |  |  |
| Status Affected: | DC, N, OV, Z, C |  |  |  |  |  |
| Encoding: | 0101 | 0www | wBqq | qddd | dppp | ssss |
| Description: | Subtract the contents of the source register Ws from the contents of the base register Wb and place the result in the destination register Wd. Register direct addressing must be used for Wb. Either register direct or indirect addressing may be used for Ws and Wd. |  |  |  |  |  |
|  | The ' $w$ ' bits select the address of the base register. <br> The ' B ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). <br> The ' $q$ ' bits select the destination Address mode. <br> The ' $d$ ' bits select the destination register. <br> The ' $p$ ' bits select the source Address mode. <br> The ' $s$ ' bits select the source register. |  |  |  |  |  |

Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
Words: $\quad 1$
Cycles: 1

Example 1: SUB.B W0, W1, W0 ; Sub. W1 from W0 (Byte mode) ; Store result to wo

| Before <br> Instruction |  |
| :--- | ---: |
| W0 | 1732 |
| W1 | 7844 |
| SR | 0000 |


| After Instruction |  |  |
| :---: | :---: | :---: |
|  |  |  |
| W0 | 17EE |  |
| W1 | 7844 |  |
| SR | 0108 | (DC, $\mathrm{N}=1$ ) |

Example 2: SUB W7, [W8++], [W9++] ; Sub. [W8] from W7 (Word mode)
; Store result to [W9]
; Post-increment W8
; Post-increment W9

|  | Before |
| ---: | ---: |
| Instruction |  |


| After Instruction |  |  |
| :---: | :---: | :---: |
|  |  |  |
| W7 | 2450 |  |
| W8 | 180A |  |
| W9 | 2022 |  |
| Data 1808 | 92E4 |  |
| Data 2020 | 916C |  |
| SR | 010C | (DC, $\mathrm{N}, \mathrm{OV}=1$ ) |

SUB
Syntax:

Operands:
$A c c \in[A, B]$
Operation:
If $(A c c=A)$ :
ACCA - ACCB $\rightarrow$ ACCA
Else:
ACCB - ACCA $\rightarrow$ ACCB
Status Affected:
Encoding:
Description:
OA, OB, OAB, SA, SB, SAB

| 1100 | 1011 | A011 | 0000 | 0000 | 0000 |
| :--- | :--- | :--- | :--- | :--- | :--- |

Subtract the contents of the unspecified accumulator from the contents of Acc, and store the result back into Acc. This instruction performs a 40-bit subtraction.

The ' $A$ ' bit specifies the destination accumulator.
Words: 1
Cycles: 1

Example 1: SUB A ; Subtract ACCB from ACCA
; Store the result to ACCA ; CORCON $=0 \times 0000$ (no saturation)
Before

|  | Instruction |
| ---: | ---: |
| ACCA | 76 120F 098A |
| ACCB | 23 F312 BC17 |
| CORCON | 0000 |
|  | 0000 |
|  |  |



Example 2: SUB B ; Subtract ACCA from ACCB
; Store the result to ACCB ; CORCON $=0 \times 0040$ (SATB = 1)

|  | Before <br> Instruction |
| ---: | ---: |
| ACCA | FF 9022 2EE1 |
| ACCB | 002456 8F4C |
| CORCON | 0040 |
|  | 0000 |
|  |  |


|  | After Instruction |  |
| :---: | :---: | :---: |
| ACCA | FF 9022 2EE1 |  |
| ACCB | 00 7FFF FFFF |  |
| CORCON | 0040 |  |
| SR | 1400 | $(\mathrm{SB}, \mathrm{SAB}=1)$ |

Syntax:

Operands:
Operation:
Status Affected:
Encoding:
Description:
\{label:\} SUBB\{.B\} f $f$,WREG\}
$f \in[0 \ldots 8191]$
(f) - (WREG) - ( $\overline{\mathrm{C}}) \rightarrow$ destination designated by D

DC, N, OV, Z, C

| 1011 | 0101 | 1BDf | ffff | ffff | ffff |
| :--- | :--- | :--- | :--- | :--- | :--- |

Subtract the contents of the default working register WREG and the Borrow flag (Carry flag inverse, $\overline{\mathrm{C}}$ ) from the contents of the specified file register and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register

The 'B' bit selects byte or word operation ('0' for word, ' 1 ' for byte). The ' $D$ ' bit selects the destination (' 0 ' for WREG, ' 1 ' for file register). The ' $f$ ' bits select the address of the file register.
Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a .w extension to denote a word operation, but it is not required.
2: The WREG is set to working register W0.
3: The $Z$ flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear $Z$.
Words: $\quad 1$
Cycles: 1

Example 1: SUBB.B 0x1FFF ; Sub. WREG and $\bar{C}$ from (0x1FFF) (Byte mode) ; Store result to 0x1FFF


| After Instruction |  |
| :---: | :---: |
| WREG (W0) | 7804 |
| Data 1FFE | 8F39 |
| SR | 0008 |

Example 2: SUBB 0xA04, WREG ; Sub. WREG and $\bar{C}$ from (0xA04) (Word mode) ; Store result to WREG

| Before Instruction |  | After Instruction |  |
| :---: | :---: | :---: | :---: |
| WREG (W0) | 6234 | WREG (W0) | 0000 |
| Data 0A04 | 6235 | Data 0A04 | 6235 |
| SR | 0000 | SR | 0001 |

SUBB

## Subtract Wn from Literal with Borrow

| Syntax: | \{label:\} | SUBB\{.B\} \#lit10, |  | Wn |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\begin{aligned} & \text { lit10 } \in\left[\begin{array}{ll} 0 \ldots 255] \text { for byte operation } \\ \text { lit10 } \in[0 \ldots 1023] \text { for word operation } \\ W n \in[W 0 \ldots & W 15] \end{array}\right. \\ & \text { Wn } \end{aligned}$ |  |  |  |  |  |
| Operation: | $(\mathrm{Wn})-\mathrm{lit} 10-(\overline{\mathrm{C}}) \rightarrow \mathrm{Wn}$ |  |  |  |  |  |
| Status Affected: | DC, N, OV, Z, C |  |  |  |  |  |
| Encoding: | 1011 | 0001 | 1Bkk | kkkk | kkkk | dddd |
| Description: | Subtract the unsigned 10-bit literal operand and the Borrow flag (Carry flag inverse, $\overline{\mathrm{C}}$ ) from the contents of the working register Wn , and store the result back in the working register Wn. Register direct addressing must be used for Wn. |  |  |  |  |  |
|  | The ' B ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The ' $k$ ' bits specify the literal operand. <br> The ' $d$ ' bits select the address of the working register. |  |  |  |  |  |

Words:
1
Cycles:

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a .w extension to denote a word operation, but it is not required.
2: For byte operations, the literal must be specified as an unsigned value [0:255]. See Section 4.6 "Using 10-bit Literal Operands" for information on using 10-bit literal operands in Byte mode.
3: The $Z$ flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear Z.
Subtract the unsigned 10-bit literal operand and the Borrow flag (Carry lag inverse, C) fom the contents of the the result back in the working register Wn. Register direct addressing

The ' B ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The ' $k$ ' bits specify the literal operand.
rather than a word operation. You may use a owtension to unsignedvalue [0.255]. See Section 4.6 "bing 10 -bit literal 1

Example 1: SUBB.B \# $0 x 23$, wo ; Sub. $0 \times 23$ and $\bar{C}$ from wo (Byte mode) ; Store result to W0

| Before <br> Instruction |  |
| ---: | ---: |
| W0 | 7804 |
| SR | 0000 |

After
Instruction


Example 2: SUBB \#0x108, W4 ; Sub. 0x108 and $\bar{C}$ from W4 (Word mode)
; Store result to W4

| Before Instruction |  |  | After Instruction |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| W4 | 6234 |  | W4 | 612C |  |
| SR | 0001 | ( $C=1$ ) | SR | 0001 | ( $\mathrm{C}=1$ ) |

## SUBB

## Subtract Short Literal from Wb with Borrow

| Syntax: | \{label:\} | SUBB\{.B\} | Wb, | \#lit5, | Wd <br> [ Wd ] <br> [Wd++] <br> [Wd--] <br> [++Wd] <br> [--Wd] |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\begin{aligned} & \mathrm{Wb} \in[\mathrm{~V} \\ & \mathrm{lit5} \in[0 \\ & \mathrm{Wd} \in[\mathrm{~V} \end{aligned}$ | ```... W15] 31] ... W15]``` |  |  |  |  |
| Operation: | (Wb) - | $(\bar{C}) \rightarrow \mathrm{Wd}$ |  |  |  |  |
| Status Affected: | DC, N, | , Z, C |  |  |  |  |
| Encoding: | 0101 | 1 www | wBqq | qddd | d11k | kkkk |
| Description: | Subtrac flag inve result in used for for Wd. | 5-bit unsig e, $\bar{C}$ ) from th e destination <br> b. Either reg | ned literal e contents register W ister direct | perand and f the base Register r indirect a | he Borrow gister Wb ect addres dressing m | Carry lace the must be used |
|  | The ' $w$ ' <br> The 'B' <br> The ' $q$ ' <br> The ' $d$ ' <br> The ' $k$ ' | s select the selects byte select the select the provide the | address of or word op estination estination literal oper | e base reg ration ('0' f ddress mod gister. <br> nd, a five-b | er. word, '1' for <br> integer nu | e). |

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
2: The $Z$ flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear Z.
Words: $\quad 1$
Cycles: 1

Example 1: SUBB.B W4, \#0x10, W5 ; Sub. $0 x 10$ and $\bar{C}$ from $W 4$ (Byte mode)
; Store result to W5

| Before Instruction |  | After Instruction |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| W4 | 1782 | W4 | 1782 |  |
| W5 | 7804 | W5 | 7871 |  |
| SR | 0000 | SR | 0005 | (OV, C = 1) |

Example 2: SUBB W0, \#0x8, [W2++] ; Sub. 0x8 and $\bar{C}$ from W0 (Word mode)
; Post-increment W2

| Before Instruction |  | After Instruction |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| W0 | 0009 |  | W0 | 0009 |  |
| W2 | 2004 |  | W2 | 2006 |  |
| Data 2004 | A557 |  | 2004 | 0000 |  |
| SR | 0020 | ( $\mathrm{Z}=1$ ) | SR | 0103 | (DC, Z, C = 1) |

SUBB
Syntax:
\{label:\}
Subtract Ws from Wb with Borrow
$\mathrm{Wb} \in[\mathrm{W0} 0 . \mathrm{W} 15]$
Ws $\in$ [W0 ... W15]
$W d \in[W 0 \ldots W 15]$
Operation:
Status Affected:
Encoding:
Description:
$(\mathrm{Wb})-(\mathrm{Ws})-(\overline{\mathrm{C}}) \rightarrow \mathrm{Wd}$
DC, N, OV, Z, C

| 0101 | 1www | wBqq | qddd | dppp | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Subtract the contents of the source register Ws and the Borrow flag
(Carry flag inverse, $\overline{\mathrm{C}}$ ) from the contents of the base register Wb , and place the result in the destination register Wd. Register direct addressing must be used for Wb. Register direct or indirect addressing may be used for Ws and Wd.

The ' $w$ ' bits select the address of the base register.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $q$ ' bits select the destination Address mode.
The ' $d$ ' bits select the destination register.
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note 1: The extension. B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.
2: The Z flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear $Z$.
Words: $\quad 1$
Cycles: 1

1

Example 1: SUBB.B wo, W1, wo ; Sub. W1 and $\overline{\mathrm{C}}$ from wo (Byte mode) ; Store result to W0

Before
Instruction

| W0 | 1732 |
| :--- | ---: |
|  | 7844 |
|  |  |
| SR | 0000 |

After
Instruction


Example 2: SUBB W7,[W8++], [W9++] ; Sub. [W8] and $\overline{\mathrm{C}}$ from W7 (Word mode)
; Store result to [W9]
; Post-increment W8
; Post-increment W9

|  | Before Instruction |
| :---: | :---: |
| W7 | 2450 |
| W8 | 1808 |
| W9 | 2022 |
| Data 1808 | 92E4 |
| Data 2022 | A557 |
| SR | 0000 |


| After Instruction |  |  |
| :---: | :---: | :---: |
|  |  |  |
| W7 | 2450 |  |
| W8 | 180A |  |
| W9 | 2024 |  |
| Data 1808 | 92E4 |  |
| Data 2022 | 916C |  |
| SR | 010C | (DC, $\mathrm{N}, \mathrm{OV}=1$ ) |

## SUBBR

## Subtract f from WREG with Borrow

Syntax:
\{label:\} SUBBR\{.B\} f $\{$, WREG $\}$

Operands: $\quad f \in[0 \ldots 8191]$
Operation:
(WREG) - (f) - ( $\overline{\mathrm{C}}) \rightarrow$ destination designated by D
Status Affected:
DC, N, OV, Z, C
Encoding:
Description:

| 1011 | 1101 | 1BDf | ffff | ffff | ffff |
| :--- | :--- | :--- | :--- | :--- | :--- |

Subtract the contents of the specified file register f and the Borrow flag (Carry flag inverse, $\overline{\mathrm{C}}$ ) from the contents of WREG, and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register.

The ' B ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The 'D' bit selects the destination (' 0 ' for WREG, ' 1 ' for file register). The ' $f$ ' bits select the address of the file register.

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
2: The WREG is set to working register WO.
3: The $Z$ flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear Z.
Words: $\quad 1$
Cycles:
1

Example 1: SUBBR.B 0x803 ; Sub. (0x803) and $\bar{C}$ from WREG (Byte mode)
; Store result to 0x803


Example 2: SUBBR 0xA04, WREG ; Sub. (0xA04) and $\bar{C}$ from WREG (Word mode) ; Store result to WREG

| Before <br> Instruction |  |
| ---: | ---: |
| WREG (W0) | 6234 |
| Data 0A04 | 6235 |
| SR | 0000 |



| Syntax: | \{label:\} | SUBBR $\{$.B\} | Wb, | \#lit5, | Wd <br> [Wd] <br> [Wd++] <br> [Wd--] <br> [ ++ Wd] <br> [--Wd] |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\begin{aligned} & \text { Wb } \in[\text { W0 } \ldots \text { W15 }] \\ & \text { lit5 } \in[0 \ldots 31] \\ & \text { Wd } \in\left[\begin{array}{l} W 0 \end{array} . . . W 15\right] \end{aligned}$ |  |  |  |  |  |
| Operation: | lit5 - Wb ) - ( $\overline{\mathrm{C}}) \rightarrow \mathrm{Wd}$ |  |  |  |  |  |
| Status Affected: | DC, N, OV, Z, C |  |  |  |  |  |
| Encoding: | 0001 | 1 www | wBqq | qddd | d11k | kkkk |
| Description: | Subtract the contents of the base register Wb and the Borrow flag (Carry flag inverse, C) from the 5-bit unsigned literal and place the result in the destination register Wd. Register direct addressing must be used for Wb. Register direct or indirect addressing must be used for Wd. |  |  |  |  |  |
|  | The ' $w$ ' bits select the address of the base register. <br> The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). <br> The ' $q$ ' bits select the destination Address mode. <br> The ' $d$ ' bits select the destination register. <br> The ' $k$ ' bits provide the literal operand, a five-bit integer number. |  |  |  |  |  |

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
2: The $Z$ flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear Z.
Words: $\quad 1$

Cycles: 1

Example 1: SUBBR.B W0, \#0x10, W1 ; Sub. W0 and C from 0x10 (Byte mode) ; Store result to W1

| Before Instruction |  | After Instruction |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| W0 | F310 |  | W0 | F310 |  |
| W1 | 786A |  | W1 | 7800 |  |
| SR | 0003 | (Z, C = 1) | SR | 0103 | (DC, Z, C = 1) |

Example 2: SUBBR W0, \#0x8, [W2++] ; Sub. W0 and $C$ from $0 x 8$ (Word mode)
; Store result to [W2]
; Post-increment W2

| Before Instruction |  | After Instruction |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| W0 | 0009 |  | W0 | 0009 |  |
| W2 | 2004 |  | W2 | 2006 |  |
| Data 2004 | A557 |  | 2004 | FFFE |  |
| SR | 0020 | $(Z=1)$ | SR | 0108 | (DC, $\mathrm{N}=1$ ) |

## SUBBR

Subtract Wb from Ws with Borrow

| Syntax: | \{label:\} | SUBBR\{.B\} Wb, |  | Ws, <br> [Ws], <br> [Ws++], <br> [Ws--], <br> [++Ws], <br> [--Ws], | Wd <br> [Wd] <br> [Wd++] <br> [Wd--] <br> [++Wd] <br> [--Wd] |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\begin{aligned} & W b \in\left[\begin{array}{l} W 0 \end{array} \ldots W 15\right] \\ & W s \in\left[\begin{array}{l} W 0 \end{array} . . . W 15\right] \\ & W d \in\left[\begin{array}{l} W 0 \end{array}\right] \end{aligned}$ |  |  |  |  |  |
| Operation: Status Affected: | $(\mathrm{Ws})-(\mathrm{Wb})-(\overline{\mathrm{C}}) \rightarrow \mathrm{Wd}$ |  |  |  |  |  |
| Encoding: | 0001 | 1 www | wBqq | qddd | dppp | ssss |
| Description: | The ' $w$ ' bits select the address of the base register. <br> The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). <br> The ' $q$ ' bits select the destination Address mode. <br> The ' $d$ ' bits select the destination register. <br> The ' $p$ ' bits select the source Address mode. <br> The ' $s$ ' bits select the source register. |  |  |  |  |  |

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a .w extension to denote a word operation, but it is not required.
2: The $Z$ flag is "sticky" for ADDC, CPB, SUBB and SUBBR. These instructions can only clear Z.
Words: $\quad 1$
Cycles: 1

Example 1: SUBBR.B W0, W1, W0 ; Sub. W0 and $\bar{C}$ from W1 (Byte mode)
; Store result to W0

| Before <br> Instruction |  |
| :--- | ---: |
| W0 | 1732 |
| W1 | 7844 |
| SR | 0000 |
|  |  |



Example 2: SUBBR W7, [W8++], [W9++] ; Sub. W7 and $\overline{\mathrm{C}}$ from [W8] (Word mode)
; Store result to [W9]
; Post-increment W8
; Post-increment W9

|  | Before <br> Instruction |
| ---: | ---: |
| W7 | 2450 |
| W8 | 1808 |
| W9 | 2022 |
| Data 1808 | 92 E 4 |
| Data 2022 | A557 |
|  | 0000 |



## SUBR

Syntax:

Operands:
Operation:
Status Affected:
Encoding:
Description:

## Subtract $f$ from WREG

\{label:\} SUBR\{.B\} f $\{$,WREG $\}$
$\mathrm{f} \in[0 \ldots 8191]$
(WREG) - (f) $\rightarrow$ destination designated by $D$
DC, N, OV, Z, C

| 1011 | 1101 | OBDf | ffff | ffff | ffff |
| :--- | :--- | :--- | :--- | :--- | :--- |

Subtract the contents of the specified file register from the contents of the default working register WREG, and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register

The ' B ' bit selects byte or word operation (' 0 ’ for word, ' 1 ' for byte). The ' $D$ ' bit selects the destination (' 0 ' for WREG, ' 1 ' for file register). The ' $f$ ' bits select the address of the file register.

Note 1: The extension. B in the instruction denotes a byte operation rather than a word operation. You may use a . W extension to denote a word operation, but it is not required.
2: The WREG is set to working register WO.
Words: 1
Cycles: 1

Example 1: SUBR.B 0x1FFF ; Sub. (0x1FFF) from WREG (Byte mode) ; Store result to 0x1FFF

| Before Instruction |  | After Instruction |  |
| :---: | :---: | :---: | :---: |
| WREG (W0) | 7804 | WREG (W0) | 7804 |
| Data 1FFE | 9439 | Data 1FFE | 7039 |
| SR | 0000 | SR | 0000 |

Example 2: SUBR 0xA04, WREG ; Sub. (0xA04) from WREG (Word mode) ; Store result to WREG

|  | Before <br> Instruction |
| ---: | ---: | ---: |
| WREG (W0) | 6234 |
| Data 0A04 | 6235 |
|  | 0000 |


| After Instruction |  |  |
| :---: | :---: | :---: |
| WREG (W0) | FFFF |  |
| Data 0A04 | 6235 |  |
| SR | 0008 | ( $\mathrm{N}=1$ ) |

## SUBR

## Subtract Wb from Short Literal

| Syntax: | \{label:\} | SUBR\{.B\} | Wb, | \#lit5 | Wd |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | [Wd] |
|  |  |  |  |  | [Wd++] |
|  |  |  |  |  | [Wd--] |
|  |  |  |  |  | [++Wd] |
|  |  |  |  |  | [--Wd] |


| Operands: | $\mathrm{Wb} \in[\mathrm{WO} \ldots \mathrm{W} 15]$ <br>  <br>  <br>  <br> lit5 $\in[0 \ldots 31]$ <br> $\mathrm{Wd} \in[\mathrm{WO} \ldots \mathrm{W} 15]$ |
| :--- | :--- |
| Operation: | lit5 $-(\mathrm{Wb}) \rightarrow \mathrm{Wd}$ |
| Status Affected: | $\mathrm{DC}, \mathrm{N}, \mathrm{OV}, \mathrm{Z}, \mathrm{C}$ |
| Encoding: | 0001 |
|  | 0 www |

Description: Subtract the contents of the base register Wb from the unsigned 5-bit literal operand, and place the result in the destination register Wd.
Register direct addressing must be used for Wb. Either register direct or indirect addressing may be used for Wd.

The ' $w$ ' bits select the address of the base register.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $q$ ' bits select the destination Address mode.
The ' $d$ ' bits select the destination register.
The ' $k$ ' bits provide the literal operand, a five-bit integer number.
Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
Words: $\quad 1$

Cycles:

1
1

Example 1: SUBR.B W0, \#0x10, W1 ; Sub. W0 from $0 \times 10$ (Byte mode) ; Store result to W1

| Before <br> Instruction |  |
| ---: | ---: |
| W0 | F310 |
| W1 | 786 A |
| SR | 0000 |
|  |  |


| After Instruction |  | $(D C, Z, C=1)$ |
| :---: | :---: | :---: |
|  |  |  |
| W0 | F310 |  |
| W1 | 7800 |  |
| SR | 0103 |  |

Example 2: SUBR W0, \#0x8, [W2++] ; Sub. W0 from 0x8 (Word mode)
; Store result to [W2]
; Post-increment W2

| Before Instruction |  |
| :---: | :---: |
| W0 | 0009 |
| W2 | 2004 |
| Data 2004 | A557 |
| SR | 0000 |



## SUBR

## Subtract Wb from Ws

| Syntax: | \{label: $\}$ | SUBR\{.B\} | Wb, | Ws, | Wd |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | [Ws], | [Wd] |
|  |  |  |  | [ $\mathrm{Ws}+{ }^{+}$], | [Wd++] |
|  |  |  |  | [Ws--], | [ Wd--] |
|  |  |  |  | [++Ws], | [++Wd] |
|  |  |  |  | [--Ws], | [--Wd] |



Description:
Subtract the contents of the base register Wb from the contents of the source register Ws and place the result in the destination register Wd. Register direct addressing must be used for Wb. Either register direct or indirect addressing may be used for Ws and Wd.

The ' $w$ ' bits select the address of the base register.
The ' B ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $q$ ' bits select the destination Address mode.
The 'd' bits select the destination register.
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
Words: $\quad 1$
Cycles:
1

Example 1: SUBR.B W0, W1, W0 ; Sub. W0 from W1 (Byte mode) ; Store result to wo

| Before <br> Instruction |  |
| :--- | ---: |
| W0 | 1732 |
| W1 | 7844 |
| SR | 0000 |

After
Instruction


Example 2: SUBR W7, [W8++], [W9++] ; Sub. W7 from [W8] (Word mode)
; Store result to [W9]
; Post-increment W8
; Post-increment W9

|  | Before <br> Instruction |
| ---: | ---: |
| W7 | 2450 |
| W8 | 1808 |
| W9 | 2022 |
| Data 1808 | 92 E 4 |
| Data 2022 | A557 |
|  | 0000 |
|  |  |


| After Instruction |  |  |
| :---: | :---: | :---: |
|  |  |  |
| W7 | 2450 |  |
| W8 | 180A |  |
| W9 | 2024 |  |
| Data 1808 | 92E4 |  |
| Data 2022 | 6E94 |  |
| SR | 0005 | (OV, C = 1) |

## SWAP

Syntax:
\{label:\}

## Byte or Nibble Swap Wn

\{label:\} SWAP\{.B\} Wn

Operands:
Wn $\in$ [W0 ... W15]
Operation:
For byte operation:
$(\mathrm{Wn})<7: 4>\leftrightarrow(\mathrm{Wn})<3: 0>$
For word operation:
$(\mathrm{Wn})<15: 8>\leftrightarrow(\mathrm{Wn})<7: 0>$

Status Affected:
Encoding:
Description:

None

| 1111 | 1101 | $1 \mathrm{B00}$ | 0000 | 0000 | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Swap the contents of the working register Wn. In Word mode, the two bytes of Wn are swapped. In Byte mode, the two nibbles of the Least Significant Byte of Wn are swapped, and the Most Significant Byte of $W \mathrm{n}$ is unchanged. Register direct addressing must be used for Wn .

The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The ' $s$ ' bits select the address of the working register.

Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . W extension to denote a word operation, but it is not required.

Cycles:
1
1

Example 1: SWAP.B wo ; Nibble swap (wo)

| Before <br> Instruction |  |
| :--- | ---: |
| W0 | $\mathrm{AB87}$ |
| SR | 0000 |


| After Instruction |  |
| :---: | :---: |
| W0 | AB78 |
| SR | 0000 |

Example 2: SWAP wo ; Byte swap (wo)

| Before <br> Instruction |  |
| :--- | ---: |
| W0 | 8095 |
| SR | 0000 |


| After nstruction |  |
| :---: | :---: |
| W0 | 9580 |
| SR | 0000 |



Note: The extension . B in the instruction denotes a byte move rather than a word move. You may use a . w extension to denote a word move, but it is not required.
Words: $\quad 1$

Cycles: 2

Example 1: TBLRDH.B [W0], [W1++] ; Read PM (TBLPAG: [W0]) (Byte mode)
; Store to [W1]
; Post-increment W1

|  | Before Instruction |
| :---: | :---: |
| W0 | 0812 |
| W1 | 0F71 |
| Data 0F70 | 0944 |
| Program 010812 | EF 2042 |
| TBLPAG | 0001 |
| SR | 0000 |


|  | After Instruction |
| :---: | :---: |
| W0 | 0812 |
| W1 | 0F72 |
| Data 0F70 | EF44 |
| Program 010812 | EF 2042 |
| TBLPAG | 0001 |
| SR | 0000 |

Example 2: TBLRDH [W6++], W8 ; Read PM (TBLPAG:[W6]) (Word mode)
Store to W8
; Post-increment W6

|  | Before <br> Instruction |
| ---: | ---: |
| W6 | 3406 |
| W8 | 65 B 1 |
| 003406 | 292 E 40 |
| TBLPAG | 0000 |
|  | 0000 |
|  |  |


|  | After <br> Instruction |
| ---: | ---: |
| W6 | 3408 |
| W8 | 0029 |
| Program 003406 | 292 E 40 |
| TBLPAG | 0000 |
|  | 0000 |
|  |  |

Table Read Low
Syntax: \{label:\} TBLRDL\{.B\} [Ws
[Ws++], [Wd]
[Ws--], $\quad[\mathrm{Wd}++]$
[++Ws], [Wd--]
$[--W s], \quad[++W d]$
[--Wd]

| Operands: | $W s \in[W 0 \ldots$ W15 $]$ |
| :--- | :--- |
|  | $W d \in[W 0 \ldots$ W15 $]$ |

Operation: For byte operation:
If $(\mathrm{LSB}(\mathrm{Ws})=1)$
Program Mem [(TBLPAG),(Ws)] <15:8> $\rightarrow$ Wd
Else
Program Mem [(TBLPAG),(Ws)] <7:0> $\rightarrow$ Wd
For word operation:
Program Mem [(TBLPAG),(Ws)] <15:0> $\rightarrow$ Wd

Status Affected
Encoding:
Description:

None

| 1011 | 1010 | 0Bqq | qddd | dppp | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Read the contents of the least significant word of program memory and store it to the destination register Wd. The target word address of program memory is formed by concatenating the 8-bit Table Pointer register, TBLPAG<7:0>, with the effective address specified by Ws. Indirect addressing must be used for Ws , and either register direct or indirect addressing may be used for Wd.

In Word mode, the lower 2 bytes of program memory are stored to the destination register. In Byte mode, the source address depends on the contents of Ws. If Ws is not word-aligned, the second byte of the program memory word ( $\mathrm{PM}<15: 7>$ ) is stored to the destination register. If Ws is word-aligned, the first byte of the program memory word ( $\mathrm{PM}<7: 0>$ ) is stored to the destination register.

The ' $B$ ' bit selects byte or word operation (' 0 ' for word mode, ' 1 ' for byte).
The ' $q$ ' bits select the destination Address mode.
The ' $d$ ' bits select the destination register.
The ' $p$ ' bits select the source Address mode.
The 's' bits select the source register.
Note: The extension .B in the instruction denotes a byte move rather than a word move. You may use a . w extension to denote a word move, but it is not required.
Words: 1
Cycles: 2

Example 1: TBLRDL.B [W0++], W1 ; Read PM (TBLPAG:[W0]) (Byte mode)
; Store to W1
; Post-increment wo

|  | Before Instruction |
| :---: | :---: |
| W0 | 0813 |
| W1 | 0F71 |
| Data 0F70 | 0944 |
| Program 010812 | EF 2042 |
| TBLPAG | 0001 |
| SR | 0000 |


|  | After Instruction |
| :---: | :---: |
| W0 | 0814 |
| W1 | 0F20 |
| Data 0F70 | EF44 |
| Program 010812 | EF 2042 |
| TBLPAG | 0001 |
| SR | 0000 |

Example 2: TBLRDL [W6], [W8++] ; Read PM (TBLPAG:[W6]) (Word mode)
; Store to W8
; Post-increment W8
Before

|  | Instruction |
| :---: | :---: |
| W6 | 3406 |
| W8 | 1202 |
| Data 1202 | 658B |
| Program 003406 | 29 2E40 |
| TBLPAG | 0000 |
| SR | 0000 |


|  | After Instruction |
| :---: | :---: |
| W6 | 3408 |
| W8 | 1204 |
| Data 1202 | 2E40 |
| Program 003406 | 29 2E40 |
| TBLPAG | 0000 |
| SR | 0000 |

\{label:\}
TBLWTH\{.B\} Ws,
$[\mathrm{Ws}], \quad[\mathrm{Wd}++]$
[Ws++], [Wd--]
[Ws--], [++Wd]
[++Ws], [--Wd]
[--Ws],

Operands: $\quad$ Ws $\in[$ W0 ... W15]
Wd $\in$ [W0 ... W15]
Operation: For byte operation:
If $(\mathrm{LSB}(\mathrm{Wd})=1)$
NOP
Else
(Ws) $\rightarrow$ Program Mem [(TBLPAG),(Wd)]<23:16>
For word operation:
(Ws)<7:0> $\rightarrow$ Program Mem [(TBLPAG),(Wd)] <23:16>
Status Affected:
Encoding:
Description:
None

| 1011 | 1011 | 1Bqq | qddd | dppp | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Store the contents of the working source register Ws to the most significant word of program memory. The destination word address of program memory is formed by concatenating the 8-bit Table Pointer register, TBLPAG<7:0>, with the effective address specified by Wd. Either direct or indirect addressing may be used for Ws, and indirect addressing must be used for Wd.

Since program memory is 24 bits wide, this instruction can only write to the upper byte of program memory (PM<23:16>). This may be performed using a Wd that is word-aligned in Byte mode or Word mode. If Byte mode is used with a Wd that is not word-aligned, no operation is performed.

The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $q$ ' bits select the destination Address mode.
The ' $d$ ' bits select the destination register.
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note: The extension .B in the instruction denotes a byte move rather than a word move. You may use a . w extension to denote a word move, but it is not required.

Words: $\quad 1$
Cycles: 2

Example 1: TBLWTH.B [W0++], [W1] ; Write [W0]... (Byte mode)
; to PM Latch High (TBLPAG: [W1])
; Post-increment WO

|  | Before <br> Instruction |
| ---: | ---: |
| W0 | 0812 |
| W1 | $0 F 70$ |
| Data 0812 | 0944 |
| Program 0F70 | EF 2042 |
|  | 0001 |
|  | 0000 |


|  | After <br> Instruction |
| ---: | ---: |
| W1 | 0812 |
|  | OF70 |
| Data 0812 | EF44 |
| Program 01 0F70 | 442042 |
| TBLPAG | 0001 |
|  | 0000 |

Note: Only the Program Latch is written to. The contents of program memory are not updated until the Flash memory is programmed using the procedure described in the "dsPIC30F Family Reference Manual" (DS70046).

Example 2: TBLWTH W6, [W8++] ; Write W6... (Word mode)
to PM Latch High (TBLPAG:[W8])
; Post-increment W8

|  | Before <br> Instruction |
| ---: | ---: |
| W6 | 0026 |
| Wrogram 00 0870 | 0870 |
| TBLPAG | 223551 |
|  | 0000 |
|  | 0000 |


|  | After <br> Instruction |
| ---: | ---: |
| W6 | 0026 |
| W8 | 0872 |
| Program 0870 | 263551 |
|  | 0000 |
|  | 0000 |

Note: Only the Program Latch is written to. The contents of program memory are not updated until the Flash memory is programmed using the procedure described in the "dsPIC30F Family Reference Manual" (DS70046).

Table Write Low


Note: The extension . B in the instruction denotes a byte move rather than a word move. You may use a . W extension to denote a word move, but it is not required.

| Words: | 1 |
| :--- | :--- |
| Cycles: | 2 |



Note: Only the Program Latch is written to. The contents of program memory are not updated until the Flash memory is programmed using the procedure described in the "dsPIC30F Family Reference Manual" (DS70046).

Example 2: TBLWTL [W6], [W8] ; Write [W6]... (Word mode)
; to PM Latch Low (TBLPAG:[W8])
; Post-increment w8

|  | Before <br> Instruction |
| ---: | ---: |
| W6 | 1600 |
| W8 | 7208 |
| Data 1600 | 0130 |
| 017208 | 090002 |
|  | 0001 |
|  | 0000 |


|  | After <br> Instruction |
| ---: | ---: |
| W6 | 1600 |
| W8 | 7208 |
| Data 1600 | 0130 |
| TBLPAG | 090130 |
|  | 0001 |
|  |  |

Note: Only the Program Latch is written to. The contents of program memory are not updated until the Flash memory is programmed using the procedure described in the "dsPIC30F Family Reference Manual" (DS70046).


## XOR

## Exclusive OR f and WREG

| Syntax: | \{label:\} | XOR\{.B\} | \{,WREG\} |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $f \in[0 . . .8191]$ |  |  |  |  |  |
| Operation: | (f).XOR.(WREG) $\rightarrow$ destination designated by D |  |  |  |  |  |
| Status Affected: | N, Z |  |  |  |  |  |
| Encoding: | 1011 | 0110 | 1BDf | ffff | ffff | ffff |
| Description: | Compute the logical exclusive OR operation of the contents of the default working register WREG and the contents of the specified file register and place the result in the destination register. The optional WREG operand determines the destination register. If WREG is specified, the result is stored in WREG. If WREG is not specified, the result is stored in the file register. |  |  |  |  |  |
|  | The ' B ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte). The ' $D$ ' bit selects the destination (' 0 ' for WREG, ' 1 ' for file register). The ' $f$ ' bits select the address of the file register. |  |  |  |  |  |

Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.
2: The WREG is set to working register W0.
Words:
1
Cycles:
1

Example 1: XOR.B 0x1FFF ; XOR (0x1FFF) and WREG (Byte mode)
; Store result to 0x1FFF

|  | Before Instruction |
| :---: | :---: |
| WREG (W0) | 7804 |
| Data 1FFE | 9439 |
| SR | 0000 |


| After Instruction |  |
| :---: | :---: |
| WREG (W0) | 7804 |
| Data 1FFE | 9039 |
| SR | 0008 |

Example 2: XOR 0xA04, WREG ; XOR (0xA04) and WREG (Word mode)
; Store result to WREG

| Before <br> Instruction |  |
| ---: | ---: |
| WREG (W0) | 6234 |
| Data 0A04 | A053 |
| SR | 0000 |
|  |  |


| After Instruction |  |  |
| :---: | :---: | :---: |
| WREG (W0) | C267 |  |
| Data 0A04 | A053 |  |
| SR | 0008 | ( $\mathrm{N}=1$ ) |

XOR
Syntax:

Operands

Operation:
Status Affected:
Encoding:
Description:

## Exclusive OR Literal and Wn

\{label:\} XOR\{.B\} \#lit10, Wn
lit10 $\in[0$... 255] for byte operation lit10 $\in[0$... 1023] for word operation
$\mathrm{Wn} \in[\mathrm{W0} \ldots \mathrm{~W} 15]$
lit10.XOR. $(\mathrm{Wn}) \rightarrow \mathrm{Wn}$
N, Z

| 1011 | 0010 | 1 Bkk | kkkk | kkkk | dddd |
| :---: | :---: | :---: | :---: | :---: | :---: |

Compute the logical exclusive OR operation of the unsigned 10-bit literal operand and the contents of the working register Wn and store the result back in the working register Wn. Register direct addressing must be used for Wn.

The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $k$ ' bits specify the literal operand.
The ' $d$ ' bits select the address of the working register.
Note 1: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . W extension to denote a word operation, but it is not required.
2: For byte operations, the literal must be specified as an unsigned value [0:255]. See Section 4.6 "Using 10-bit Literal Operands" for information on using 10-bit literal operands in Byte mode.

Words:

1

Cycles: $\quad 1$

Example 1: XOR.B \#0x23, wo ; XOR $0 x 23$ and wo (Byte mode)
; Store result to wo


Example 2: XOR \#0x108, W4
; XOR 0x108 and W4 (Word mode)
; Store result to W4

| Before <br> Instruction |  |
| :--- | ---: |
| W4 | 6134 |
| SR | 0000 |


| After Instruction |  |
| :---: | :---: |
| W4 | 603C |
| SR | 0000 |

## Exclusive OR Wb and Short Literal

| Syntax: | \{label:\} | XOR\{.B\} | Wb, | \#lit5, | Wd <br> [Wd] <br> [Wd++] <br> [Wd--] <br> [++Wd] <br> [--Wd] |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\begin{aligned} & \text { Wb } \in[V \\ & \text { lit5 } \in[0 \\ & \text { Wd } \in[\mathrm{V} \end{aligned}$ |  |  |  |  |  |
| Operation: | (Wb). X | . $\mathrm{lit5} \rightarrow \mathrm{Wd}$ |  |  |  |  |
| Status Affected: | N, Z |  |  |  |  |  |
| Encoding: | 0110 | 1 www | wBqq | qddd | d11k | kkkk |
| Description: | Comput register the des Wb. Eit <br> The ' $w$ ' <br> The 'B' <br> The ' $q$ ' <br> The ' $d$ ' <br> The ' $k$ ' | he logical b and the ation regist register di <br> select the selects byt select the select the provide th | clusive OR signed 5-bi Wd. Regis ct or indire <br> address of or word op estination estination literal oper | peration of iteral opera $r$ direct add addressing <br> e base reg ration ('0' fo ddress mod gister. <br> nd, a 5-bit | he content d and plac essing mu may be us er. word, ' 1 ' for | e base result in used for Wd. <br> e). |

Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a .W extension to denote a word operation, but it is not required.
Words: $\quad 1$
Cycles: 1

Example 1: XOR.B W4, \#0x16, W5 ; XOR W4 and 0x14 (Byte mode)
; Store result to W5


## Exclusive OR Wb and Ws

Syntax:

| $\{$ label: $\}$ | $\mathrm{XOR}\{. \mathrm{B}\}$ | Wb, | Ws, | Wd |
| :--- | :--- | :--- | :--- | :--- |
|  |  | $[\mathrm{Ws}]$, | $[\mathrm{Wd}]$ |  |
|  |  | $[\mathrm{Ws}++]$, | $[\mathrm{Wd}++]$ |  |
|  |  | $[\mathrm{Ws}--\mathrm{l}$, | $[\mathrm{Wd}--]$ |  |
|  |  | $[++\mathrm{Ws}]$, | $[++\mathrm{Wd}]$ |  |
|  |  |  | $[-\mathrm{Ws}]$, | $[--\mathrm{Wd}]$ |


| Operands: | Wb $\in[W 0 \ldots$ W15 $]$ |
| :--- | :--- |
|  | Ws $\in\left[\begin{array}{ll}W 0 & \ldots \\ & W 15\end{array}\right]$ |
|  | $W d \in[W 0 \ldots$ |

Operation: $\quad(\mathrm{Wb}) . X O R .(\mathrm{Ws}) \rightarrow \mathrm{Wd}$

Status Affected:
Encoding:
Description:

N, Z

| 0110 | 1www | wBqq | qddd | dppp | ssss |
| :---: | :---: | :---: | :---: | :---: | :---: |

Compute the logical exclusive OR operation of the contents of the source register Ws and the contents of the base register Wb, and place the result in the destination register Wd. Register direct addressing must be used for Wb . Either register direct or indirect addressing may be used for Ws and Wd.

The ' $w$ ' bits select the address of the base register.
The ' $B$ ' bit selects byte or word operation (' 0 ' for word, ' 1 ' for byte).
The ' $q$ ' bits select the destination Address mode.
The ' $d$ ' bits select the destination register.
The ' $p$ ' bits select the source Address mode.
The ' $s$ ' bits select the source register.
Note: The extension . B in the instruction denotes a byte operation rather than a word operation. You may use a . w extension to denote a word operation, but it is not required.
Words: 1
Cycles: 1

Example 1: XOR.B W1, [W5++], [W9++] ; XOR W1 and [W5] (Byte mode)
; Store result to [W9]
; Post-increment W5 and W9

| Before Instruction |  |
| :---: | :---: |
| W1 | AAAA |
| W5 | 2000 |
| W9 | 2600 |
| Data 2000 | 115A |
| Data 2600 | 0000 |
| SR | 0000 |

After Instruction

| Instruction |  |
| ---: | ---: |
| W1 | AAAA |
|  | 2001 |
|  | 2601 |
| Data 2000 | 115 A |
|  |  |
| Data 2600 | 00 FO |
|  | 0008 |
| SR |  |
|  |  |

## Section 5. Instruction Descriptions

Example 2: XOR W1, W5, W9 ; XOR W1 and W5 (Word mode)

Before
Instruction

| W1 | FEDC |
| :--- | ---: |
| W5 | 1234 |
| W9 | A34D |
|  | 0000 |
|  |  |

; Store the result to W9
After
Instruction

| W1 | FEDC |
| :---: | :---: |
| W5 | 1234 |
| W9 | ECE8 |
| SR | 0008 |


| Syntax: | \{label:\} | ZE | Ws, <br> [Ws], <br> [Ws++], <br> [Ws--], <br> [++Ws], <br> [--Ws], | Wnd |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $\begin{aligned} & \text { Ws } \in[W 0 \ldots \text { W15] } \\ & \text { Wnd } \in[W 0 \text {... W15] } \end{aligned}$ |  |  |  |  |  |
| Operation: | $\begin{aligned} & \text { Ws<7:0> } \rightarrow \text { Wnd<7:0> } \\ & 0 \rightarrow \text { Wnd<15:8> } \end{aligned}$ |  |  |  |  |  |
| Status Affected: | N, Z, C |  |  |  |  |  |
| Encoding: | 1111 | 1011 | 10qq | qddd | dppp | ssss |
| Description: | Zero-extend the Least Significant Byte in source working register Ws to a 16-bit value and store the result in the destination working register Wnd. Either register direct or indirect addressing may be used for Ws, and register direct addressing must be used for Wnd. The N flag is cleared and the C flag is set, because the zero-extended word is always positive. |  |  |  |  |  |

Note 1: This operation converts a byte to a word, and it uses no . B or . W extension.
2: The source Ws is addressed as a byte operand, so any address modification is by ' 1 '.
Words: $\quad 1$
Cycles: 1

Example 1: ZE W3, W4 ; zero-extend W3
; Store result to W4

| Before |
| :--- | ---: |
| Instruction |


| After Instruction |  |
| :---: | :---: |
|  |  |
| W3 | 7839 |
| W4 | 0039 |
| SR | 0001 |

Example 2: ZE [W2++], W12 ; Zero-extend [W2]
; Store to W12
; Post-increment W2

| Before <br> Instruction |  |
| ---: | ---: |
| W2 | 0900 |
| W12 | 1002 |
| Data 0900 | 268 F |
|  | 0000 |



## HIGHLIGHTS

This section of the manual contains reference information for the dsPIC30F and dsPIC33F architectures. It consists of the following sections:
6.1 Data Memory Map ..........................................................................................................6-2
6.2 Core Special Function Register Map ..............................................................................6-4
6.3 Program Memory Map ...................................................................................................6-7
6.4 Instruction Bit Map ..........................................................................................................6-9
6.5 Instruction Set Summary Table .................................................................................. 6-11
6.6 Revision History .........................................................................................................6-19

### 6.1 Data Memory Map

Sample dsPIC30F and dsPIC33F data memory maps are shown in Figure 6-1 and Figure 6-2, respectively.

Figure 6-1: dsPIC30F Data Memory Map Example


Note 1: The partition between the $X$ and $Y$ data spaces is device specific. Refer to the appropriate device data sheet for further details. The data space boundaries indicated here are for example purposes only.
2: Refer to Section 4. "Instruction Set Details" for information on Data Addressing modes, performing byte accesses and word alignment requirements.
3: Refer to the "dsPIC30F Family Reference Manual" (DS70046) for information on accessing program memory through data address space.

Figure 6-2: dsPIC33F Data Memory Map Example


Note 1: The partition between the $X$ and $Y$ data spaces is device-specific. Refer to the appropriate device data sheet for further details. The data space boundaries indicated here are for example purposes only.
2: Refer to Section 4. "Instruction Set Details" for information on Data Addressing modes, performing byte accesses and word alignment requirements.
3: Refer to the "dsPIC30F Family Reference Manual" (DS70046) for information on accessing program memory through data address space.

## dsPIC30F/33F Programmer's Reference Manual

6.2 Core Special Function Register Map

The Core Special Function Register Map is shown in Table 6-1. Please refer to the dsPIC30F/dsPIC33F Data Sheet for complete register descriptions and the memory map of the remaining Special Function Registers.

| Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  | Reset | State |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W0 | 0000 | W0 (WREG) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| W1 | 0002 | W1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| W2 | 0004 | W2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| W3 | 0006 | W3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| W4 | 0008 | W4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| W5 | 000A | W5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| W6 | 000C | W6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| W7 | 000E | W7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| W8 | 0010 | W8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| W9 | 0012 | W9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| W10 | 0014 | W10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| W11 | 0016 | W11 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| W12 | 0018 | W12 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| W13 | 001A | W13 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| W14 | 001C | W14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| W15 | 001E | W15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 | 1000 | 0000 | 0000 |
| SPLIM | 0020 | SPLIM |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| ACCAL | 0022 | ACCAL |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| ACCAH | 0024 | ACCAH |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| ACCAU | 0026 | Sign-extension of ACCA<39> |  |  |  |  |  |  |  | ACCAU |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| ACCBL | 0028 | ACCBL |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| ACCBH | 002A | ACCBH |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| ACCBU | 002C | Sign-extension of ACCB<39> |  |  |  |  |  |  |  | ACCBU |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| PCL | 002E | PCL |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| PCH | 0030 | - | - | - | - | - | - | - | - | - | PCH |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| TBLPAG | 0032 | - | - | - | - | - | - | - | - | TBLPAG |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| PSVPAG | 0034 | - | - | - | - | - | - | - | - | PSVPAG |  |  |  |  |  |  |  | 0000 | 0000 | 0000 | 0000 |
| RCOUNT | 0036 | RCOUNT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx | xxxx | xxx | xxxx |
| DCOUNT | 0038 | DCOUNT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx | xxxx | xxxx | xxxx |
| DOSTARTL | 003A | DOSTARTL |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx | xxxx | xxxx | xxxx |
| DOSTARTH | 003C | - | - | - | - | - | - | - | - | - | - | DOSTARTH |  |  |  |  |  | 0000 | 0000 | 00xx | xxxx |
| DOENDL | 003E | DOENDL |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx | xxxx | xxxx | xxxx |
| DOENDH | 0040 | - | - | - | - | - | - | - | - | - | - | DOENDH |  |  |  |  |  | 0000 | 0000 | 00xx | xxxx |
| SR | 0042 | OA | OB | SA | SB | OAB | SAB | DA | DC | IPL2 | IPL1 | IPL0 | RA | N | OV | Z | C | 0000 | 0000 | 0000 | 0000 |

## Section 6. Reference



### 6.3 Program Memory Map

Sample dsPIC30F and dsPIC33F program memory maps are shown in Figure 6-3 and Figure 6-4, respectively.

Figure 6-3: dsPIC30F Program Space Memory Map Example


Figure 6-4: dsPIC33F Program Space Memory Map Example


### 6.4 Instruction Bit Map

Instruction encoding for the dsPIC30F/33F is summarized in Table 6-2. This table contains the encoding for the Most Significant Byte of each instruction. The first column in the table represents bits 23:20 of the opcode, and the first row of the table represents bits 19:16 of the opcode. The first byte of the opcode is formed by taking the first column bit value and appending the first row bit value. For instance, the Most Significant Byte of the PUSH instruction (last row, ninth column) is encoded with 11111000b (0xF8).

Note: The complete opcode for each instruction may be determined by the instruction descriptions in Section 5. "Instruction Descriptions", using Table 5.2 through Table 5-12.

## Table 6-2: $\quad$ dsPIC30F/dsPIC33F Instruction Encoding

|  |  | Opcode<19:16> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
|  | 0000 | NOP | BRA CALL GOTO RCALL | CALL | - | GOTO | RETLW | RETFIE RETURN | RCALL | DO | REPEAT | - | - | BRA <br> (OA) | $\begin{aligned} & \text { BRA } \end{aligned}$ | $\begin{aligned} & \text { BRA } \\ & \text { (SA) } \end{aligned}$ | BRA <br> (SB) |
|  | 0001 | SUBR |  |  |  |  |  |  |  | SUBBR |  |  |  |  |  |  |  |
|  | 0010 | MOV |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 0011 | $\begin{aligned} & \text { BRA } \\ & \text { (OV) } \end{aligned}$ | BRA <br> (C) | BRA <br> (Z) | BRA <br> (N) | BRA <br> (LE) | BRA <br> (LT) | $\begin{aligned} & \text { BRA } \\ & \text { (LEU) } \end{aligned}$ | BRA | BRA (NOV) | $\begin{aligned} & \text { BRA } \\ & \text { (NC) } \end{aligned}$ | BRA <br> (NZ) | $\begin{aligned} & \text { BRA } \\ & \text { (NN) } \end{aligned}$ | BRA <br> (GT) | BRA <br> (GE) | $\begin{aligned} & \text { BRA } \\ & \text { (GTU) } \end{aligned}$ | - |
|  | 0100 | ADD |  |  |  |  |  |  |  | ADDC |  |  |  |  |  |  |  |
|  | 0101 | SUB |  |  |  |  |  |  |  | SUBB |  |  |  |  |  |  |  |
|  | 0110 | AND |  |  |  |  |  |  |  | XOR |  |  |  |  |  |  |  |
|  | 0111 | IOR |  |  |  |  |  |  |  | MOV |  |  |  |  |  |  |  |
|  | 1000 | MOV |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 1001 | MOV |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 1010 | BSET | BCLR | BTG | BTST | BTSTS | BTST | BTSS | BTSC | BSET | BCLR | BTG | BTST | BTSTS | BSW | BTSS | BTSC |
|  | 1011 | $\begin{aligned} & \text { ADD } \\ & \text { ADDC } \end{aligned}$ | $\begin{aligned} & \text { SUB } \\ & \text { SUBB } \end{aligned}$ | $\begin{aligned} & \text { AND } \\ & \text { XOR } \end{aligned}$ | $\begin{aligned} & \text { IOR } \\ & \text { MOV } \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { ADDC } \end{aligned}$ | $\begin{aligned} & \text { SUB } \\ & \text { SUBB } \end{aligned}$ | $\begin{aligned} & \text { AND } \\ & \text { XOR } \end{aligned}$ | $\begin{aligned} & \text { IOR } \\ & \text { MOV } \end{aligned}$ | MUL.US MUL.UU | MUL.SS MUL.SU | TBLRDH <br> TBLRDL | TBLWTH TBLWTL | MUL | $\begin{aligned} & \text { SUB } \\ & \text { SUBB } \end{aligned}$ | MOV.D | MOV |
|  | 1100 | MAC CLRAC <br> MPY  <br> MPY.N  <br> MSC  |  |  |  | MAC <br> MPY <br> MPY.N <br> MSC |  |  | MOVSAC | SFTAC | ADD | LAC | $\begin{aligned} & \text { ADD } \\ & \text { NEG } \\ & \text { SUB } \end{aligned}$ | SAC | SAC.R | - | $\begin{aligned} & \text { FF1L } \\ & \text { FF1R } \end{aligned}$ |
|  | 1101 | SL | $\begin{aligned} & \text { ASR } \\ & \text { LSR } \end{aligned}$ | $\begin{gathered} \text { RLC } \\ \text { RLNC } \end{gathered}$ | RRC RRNC | SL | $\begin{aligned} & \text { ASR } \\ & \text { LSR } \end{aligned}$ | $\begin{gathered} \text { RLC } \\ \text { RLNC } \end{gathered}$ | RRC RRNC | DIV.S <br> DIV.U | DIVF | - | - | - | SL | $\begin{aligned} & \text { ASR } \\ & \text { LSR } \end{aligned}$ | FBCL |
|  | 1110 | CP0 | $\begin{gathered} \text { CP } \\ \text { CPB } \end{gathered}$ | CP0 | $\begin{gathered} \text { CP } \\ \text { CPB } \end{gathered}$ | - | - | $\begin{aligned} & \text { CPSGT } \\ & \text { CPSLT } \end{aligned}$ | CPSEQ CPSNE | $\begin{aligned} & \text { INC } \\ & \text { INC2 } \end{aligned}$ | $\begin{aligned} & \text { DEC } \\ & \text { DEC2 } \end{aligned}$ | $\begin{aligned} & \text { COM } \\ & \text { NEG } \end{aligned}$ | $\begin{gathered} \text { CLR } \\ \text { SETM } \end{gathered}$ | $\begin{aligned} & \text { INC } \\ & \text { INC2 } \end{aligned}$ | $\begin{aligned} & \text { DEC } \\ & \text { DEC2 } \end{aligned}$ | $\begin{aligned} & \text { COM } \\ & \text { NEG } \end{aligned}$ | $\begin{gathered} \text { CLR } \\ \text { SETM } \end{gathered}$ |
|  | 1111 | $\begin{aligned} & \text { ED } \\ & \text { EDAC } \\ & \text { MAC } \\ & \text { MPY } \end{aligned}$ |  |  |  | - | - | - | - | PUSH | POP | LNK ULNK | $\begin{aligned} & \text { SE } \\ & \text { ZE } \end{aligned}$ | DISI | $\begin{aligned} & \text { DAW } \\ & \text { EXCH } \\ & \text { SWAP } \end{aligned}$ | CLRWDT <br> PWRSAV POP.S PUSH.S RESET | NOPR |

### 6.5 Instruction Set Summary Table

The complete dsPIC30F/33F instruction set is summarized in Table 6-3. This table contains an alphabetized listing of the instruction set. It includes instruction assembly syntax, description, size (in 24-bit words), execution time (in instruction cycles), affected status bits and the page number in which the detailed description can be found. Table 1-2 identifies the symbols which are used in the Instruction Set Summary Table.

Table 6－3：$\quad$ dsPIC30F／dsPIC33F Instruction Set Summary Table

|  | Assembly Syntax Mnemonic，Operands | Description | Words | Cycles | OA | OB | SA | SB | OAB | SAB | DC | N | OV | Z | C | Page \＃ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD | f $\{$ ，WREG $\}$ | Destination $=\mathrm{f}+$ WREG | 1 | 1 | － | － | － | － | － | － | 人 | 㐱 | 今 | 今 | 今 | 5－7 |
| ADD | \＃lit10，Wn | $\mathrm{Wn}=\mathrm{lit10}+\mathrm{Wn}$ | 1 | 1 | － | － | － | － | － | － | 㐱 | 令 | 㐱 | 令 | 㐱 | 5－8 |
| ADD | Wb，\＃lit5，Wd | $\mathrm{Wd}=\mathrm{Wb}+\mathrm{lit5}$ | 1 | 1 | － | － | － | － | － | － | 㐱 | 令 | 㐱 | 令 | 㐱 | 5－9 |
| ADD | Wb，Ws，Wd | $\mathrm{Wd}=\mathrm{Wb}+\mathrm{Ws}$ | 1 | 1 | － | － | － | － | － | － | 令 | 令 | 㐱 | 令 | 㐱 | 5－10 |
| ADD | Acc | Add accumulators | 1 | 1 | 企 | 合 | 仓 | 今 | 㐱 | 仓 | － | － | － | － | － | 5－11 |
| ADD | Ws，\＃Slit4，Acc | 16－bit signed add to accumulator | 1 | 1 | 食 | 昘 | 仓 | 今 | 㐱 | 仓 | － | － | － | － | － | 5－12 |
| ADDC | f $\{$ ，WREG\} | Destination $=\mathrm{f}+\mathrm{WREG}+(\mathrm{C})$ | 1 | 1 | － | － | － | － | － | － | 令 | 令 | 今 | ת | 今 | 5－14 |
| ADDC | \＃lit10，Wn | $\mathrm{Wn}=\mathrm{lit} 10+\mathrm{Wn}+(\mathrm{C})$ | 1 | 1 | － | － | － | － | － | － | 㐱 | 令 | 㐱 | ת | 食 | 5－15 |
| ADDC | Wb，\＃lit5，Wd | $\mathrm{Wd}=\mathrm{Wb}+\mathrm{lit5}+(\mathrm{C})$ | 1 | 1 | － | － | － | － | － | － | 㐱 | 令 | 昘 | ， | 食 | 5－16 |
| ADDC | Wb，Ws，Wd | $\mathrm{Wd}=\mathrm{Wb}+\mathrm{Ws}+(\mathrm{C})$ | 1 | 1 | － | － | － | － | － | － | 令 | 令 | 㐱 | ת | 昘 | 5－17 |
| AND | $\mathrm{f}\{, \mathrm{WREG}\}$ | Destination＝f．AND．WREG | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 令 | － | 5－19 |
| AND | \＃lit10，Wn | Wn＝lit10．AND． Wn | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 令 | － | 5－20 |
| AND | Wb，\＃lit5，Wd | Wd＝Wb ．AND．lit5 | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 今 | － | 5－21 |
| AND | Wb，Ws，Wd | Wd＝Wb ．AND．Ws | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 令 | － | 5－22 |
| ASR | f $\{$ ，WREG $\}$ | Destination $=$ arithmetic right shift f | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 令 | 食 | 5－24 |
| ASR | Ws，Wd | $\mathrm{Wd}=$ arithmetic right shift Ws | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 今 | 㐱 | 5－25 |
| ASR | Wb，\＃lit4，Wnd | Wnd＝arithmetic right shift Wb by lit4 | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 令 | － | 5－27 |
| ASR | Wb，Wns，Wnd | Wnd＝arithmetic right shift Wb by Wns | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 令 | － | 5－28 |
| BCLR | f，\＃bit4 | Bit clear f | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－29 |
| BCLR | Ws，\＃bit4 | Bit clear Ws | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－30 |
| BRA | Expr | Branch unconditionally | 1 | 2 | － | － | － | － | － | － | － | － | － | － | － | 5－31 |
| BRA | Wn | Computed branch | 1 | 2 | － | － | － | － | － | － | － | － | － | － | － | 5－32 |
| BRA | C，Expr | Branch if Carry | 1 | 1 （2） | － | － | － | － | － | － | － | － | － | － | － | 5－33 |
| BRA | GE，Expr | Branch if greater than or equal | 1 | 1 （2） | － | － | － | － | － | － | － | － | － | － | － | 5－35 |
| BRA | GEU，Expr | Branch if Carry | 1 | 1 （2） | － | － | － | － | － | － | － | － | － | － | － | 5－36 |
| BRA | GT，Expr | Branch if greater than | 1 | 1 （2） | － | － | － | － | － | － | － | － | － | － | － | 5－37 |
| BRA | GTU，Expr | Branch if unsigned greater than | 1 | 1 （2） | － | － | － | － | － | － | － | － | － | － | － | 5－38 |
| BRA | LE，Expr | Branch if less than or equal | 1 | 1 （2） | － | － | － | － | － | － | － | － | － | － | － | 5－39 |
| BRA | LEU，Expr | Branch if unsigned less than or equal | 1 | 1 （2） | － | － | － | － | － | － | － | － | － | － | － | 5－40 |
| BRA | LT，Expr | Branch if less than | 1 | 1 （2） | － | － | － | － | － | － | － | － | － | － | － | 5－41 |
| BRA | LTU，Expr | Branch if not Carry | 1 | 1 （2） | － | － | － | － | － | － | － | － | － | － | － | 5－42 |
| BRA | N，Expr | Branch if Negative | 1 | 1 （2） | － | － | － | － | － | － | － | － | － | － | － | 5－43 |
| BRA | NC，Expr | Branch if not Carry | 1 | 1 （2） | － | － | － | － | － | － | － | － | － | － | － | 5－44 |
| BRA | NN，Expr | Branch if not Negative | 1 | 1 （2） | － | － | － | － | － | － | － | － | － | － | － | 5－45 |

Legend：Ù set or cleared；Ú may be cleared，but never set；Ò may be set，but never cleared；＇1＇always set；＇0＇always cleared；—unchanged
Note：$\quad$ SA，SB and SAB are only modified if the corresponding saturation is enabled，otherwise unchanged．

## Table 6－3：$\quad$ dsPIC30F／dsPIC33F Instruction Set Summary Table（Continued）

|  | Assembly Syntax Mnemonic，Operands | Description | Words | Cycles | OA | OB | SA | SB | OAB | SAB | DC | N | OV | Z | C | Page \＃ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BRA | NOV，Expr | Branch if not Overflow | 1 | 1 （2） | － | － | － | － | － | － | － | － | － | － | － | 5－46 |
| BRA | NZ，Expr | Branch if not Zero | 1 | 1 （2） | － | － | － | － | － | － | － | － | － | － | － | 5－47 |
| BRA | OA，Expr | Branch if Accumulator A overflow | 1 | 1 （2） | － | － | － | － | － | － | － | － | － | － | － | 5－48 |
| BRA | OB，Expr | Branch if Accumulator B overflow | 1 | 1 （2） | － | － | － | － | － | － | － | － | － | － | － | 5－49 |
| BRA | OV，Expr | Branch if Overflow | 1 | 1 （2） | － | － | － | － | － | － | － | － | － | － | － | 5－50 |
| BRA | SA，Expr | Branch if Accumulator A saturated | 1 | 1 （2） | － | － | － | － | － | － | － | － | － | － | － | 5－51 |
| BRA | SB，Expr | Branch if Accumulator B saturated | 1 | 1 （2） | － | － | － | － | － | － | － | － | － | － | － | 5－52 |
| BRA | Z，Expr | Branch if Zero | 1 | 1 （2） | － | － | － | － | － | － | － | － | － | － | － | 5－53 |
| BSET | f，\＃bit4 | Bit set f | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－54 |
| BSET | Ws，\＃bit4 | Bit set Ws | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－55 |
| BSW．C | Ws，Wb | Write C bit to Ws＜Wb＞ | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－56 |
| BSW．Z | Ws，Wb | Write Z bit to $\mathrm{Ws}<\mathrm{Wb}>$ | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－56 |
| BTG | f，\＃bit4 | Bit toggle f | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－58 |
| BTG | Ws，\＃bit4 | Bit toggle Ws | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－59 |
| BTSC | f，\＃bit4 | Bit test f，skip if clear | 1 | 1 （2 or 3） | － | － | － | － | － | － | － | － | － | － | － | 5－60 |
| BTSC | Ws，\＃bit4 | Bit test Ws，skip if clear | 1 | 1 （2 or 3） | － | － | － | － | － | － | － | － | － | － | － | 5－62 |
| BTSS | f，\＃bit4 | Bit test $f$ ，skip if set | 1 | 1 （2 or 3） | － | － | － | － | － | － | － | － | － | － | － | 5－64 |
| BTSS | Ws，\＃bit4 | Bit test Ws，skip if set | 1 | 1 （2 or 3） | － | － | － | － | － | － | － | － | － | － | － | 5－65 |
| BTST | f，\＃bit4 | Bit test f | 1 | 1 | － | － | － | － | － | － | － | － | － | 食 | － | 5－67 |
| BTST．C | Ws，\＃bit4 | Bit test Ws to C | 1 | 1 | － | － | － | － | － | － | － | － | － | － | 食 | 5－68 |
| BTST．Z | Ws，\＃bit4 | Bit test Ws to Z | 1 | 1 | － | － | － | － | － | － | － | － | － | 今 | － | 5－68 |
| BTST．C | Ws，Wb | Bit test Ws $<$ Wb $>$ to C | 1 | 1 | － | － | － | － | － | － | － | － | － | － | 㐱 | 5－69 |
| BTST．Z | Ws，Wb | Bit test Ws＜Wb＞to Z | 1 | 1 | － | － | － | － | － | － | － | － | － | 食 | － | 5－69 |
| BTSTS | f，\＃bit4 | Bit test then set f | 1 | 1 | － | － | － | － | － | － | － | － | － | 食 | － | 5－71 |
| BTSTS．C | Ws，\＃bit4 | Bit test Ws to C then set | 1 | 1 | － | － | － | － | － | － | － | － | － | － | 㐱 | 5－72 |
| BTSTS．Z | Ws，\＃bit4 | Bit test Ws to Z then set | 1 | 1 | － | － | － | － | － | － | － | － | － | 食 | － | 5－72 |
| CALL | Expr | Call subroutine | 2 | 2 | － | － | － | － | － | － | － | － | － | － | － | 5－73 |
| CALL | Wn | Call indirect subroutine | 1 | 2 | － | － | － | － | － | － | － | － | － | － | － | 5－74 |
| CLR | f | $\mathrm{f}=0 \times 0000$ | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－75 |
| CLR | WREG | WREG $=0 \times 0000$ | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－75 |
| CLR | Wd | $\mathrm{Wd}=0$ | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－76 |
| CLR | Acc，Wx，Wxd，Wy，Wyd，AWB | Clear accumulator | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | － | － | － | － | － | 5－77 |
| CLRWDT |  | Clear Watchdog Timer | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－79 |
| COM | f $\{$ ，WREG\} | Destination $=\overline{\mathrm{f}}$ | 1 | 1 | － | － | － | － | － | － | － | 食 | － | 㐱 | － | 5－80 |
| COM | Ws，Wd | $\mathrm{Wd}=\overline{\mathrm{Ws}}$ | 1 | 1 | － | － | － | － | － | － | － | 食 | － | 食 | － | 5－81 |
| Legend： <br> Note： | Ù set or cleared；Ú may be cleared，but never set；Ò may be set，but never cleared；＇ 1 ＇always set；＇ 0 ＇always cleared；－unchanged SA，SB and SAB are only modified if the corresponding saturation is enabled，otherwise unchanged． |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Section 6．Reference

## Table 6－3：dsPIC30F／dsPIC33F Instruction Set Summary Table（Continued）

|  | Assembly Syntax Mnemonic，Operands | Description | Words | Cycles | OA | OB | SA | SB | OAB | SAB | DC | N | OV | Z | C | Page \＃ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CP | f | Compare（ f －WREG） | 1 | 1 | － | － | － | － | － | － | 㐱 | 気 | 㐱 | 今 | 㐱 | 5－82 |
| CP | Wb，\＃lit5 | Compare（ Wb －lit5） | 1 | 1 | － | － | － | － | － | － | 㐱 | 令 | 㐱 | 今 | 食 | 5－83 |
| CP | Wb，Ws | Compare（ Wb －Ws） | 1 | 1 | － | － | － | － | － | － | 㐱 | 令 | 㐱 | 令 | 㐱 | 5－84 |
| CP0 | f | Compare（f－0x0000） | 1 | 1 | － | － | － | － | － | － | 1 | 令 | 㐱 | 令 | 1 | 5－85 |
| CP0 | Ws | Compare（Ws－0x0000） | 1 | 1 | － | － | － | － | － | － | 1 | 令 | 企 | 令 | 1 | 5－86 |
| CPB | f | Compare with borrow（ f －WREG－$\overline{\mathrm{C}}$ ） | 1 | 1 | － | － | － | － | － | － | 食 | 令 | 㐱 | ， | 食 | 5－87 |
| CPB | Wb，\＃lit5 | Compare with borrow（ $\mathrm{Wb}-\mathrm{lit5}-\overline{\mathrm{C}}$ ） | 1 | 1 | － | － | － | － | － | － | 令 | 令 | 今， | ת | 昘 | 5－88 |
| CPB | Wb，Ws | Compare with borrow（ $\mathrm{Wb}-\mathrm{Ws}-\overline{\mathrm{C}}$ ） | 1 | 1 | － | － | － | － | － | － | 㐱 | 令 | 㐱 | ， | 食 | 5－89 |
| CPSEQ | Wb，Wn | Compare（Wb with Wn），skip if＝ | 1 | 1 （2 or 3） | － | － | － | － | － | － | － | － | － | － | － | 5－91 |
| CPSGT | $\mathrm{Wb}, \mathrm{Wn}$ | Signed Compare（Wb with Wn），skip if＞ | 1 | 1 （2 or 3） | － | － | － | － | － | － | － | － | － | － | － | 5－92 |
| CPSLT | Wb，Wn | Signed Compare（Wb with Wn），skip if＜ | 1 | 1 （2 or 3） | － | － | － | － | － | － | － | － | － | － | － | 5－93 |
| CPSNE | Wb，Wn | Signed Compare（Wb with Wn），skip if $\neq$ | 1 | 1 （2 or 3） | － | － | － | － | － | － | － | － | － | － | － | 5－94 |
| DAW．B | Wn | $\mathrm{Wn}=$ decimal adjust W n | 1 | 1 | － | － | － | － | － | － | － | － | － | － | 昘 | 5－95 |
| DEC | f $\{$ ，WREG $\}$ | Destination $=\mathrm{f}-1$ | 1 | 1 | － | － | － | － | － | － | 食 | 令 | 今 | 令 | 食 | 5－96 |
| DEC | Ws，Wd | $\mathrm{Wd}=\mathrm{Ws}-1$ | 1 | 1 | － | － | － | － | － | － | 食 | 令 | 㐱 | 今 | 食 | 5－97 |
| DEC2 | f $\{$ ，WREG $\}$ | Destination $=\mathrm{f}-2$ | 1 | 1 | － | － | － | － | － | － | 㐱 | 令 | 㐱 | 令 | 㐱 | 5－98 |
| DEC2 | Ws，Wd | $\mathrm{Wd}=\mathrm{Ws}-2$ | 1 | 1 | － | － | － | － | － | － | 令 | 令 | 㐱 | 令 | 食 | 5－99 |
| DISI | \＃lit14 | Disable interrupts for lit14 instruction cycles | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－100 |
| DIV．S | Wm，Wn | Signed 16／16－bit integer divide | 1 | 18 | － | － | － | － | － | － | － | 令 | 今， | 令 | 食 | 5－101 |
| DIV．SD | Wm，Wn | Signed 32／16－bit integer divide | 1 | 18 | － | － | － | － | － | － | － | 令 | 㐱 | 令 | 食 | 5－101 |
| DIV．U | Wm，Wn | Unsigned 16／16－bit integer divide | 1 | 18 | － | － | － | － | － | － | － | 0 | 0 | 令 | 食 | 5－103 |
| DIV．UD | Wm，Wn | Unsigned 32／16－bit integer divide | 1 | 18 | － | － | － | － | － | － | － | 0 | 㐱 | 令 | 食 | 5－103 |
| DIVF | Wm，Wn | Signed 16／16－bit fractional divide | 1 | 18 | － | － | － | － | － | － | － | 令 | 今 | 令 | 食 | 5－105 |
| DO | \＃lit14，Expr | Do code to PC＋Expr，（lit14＋1）times | 2 | 2 | － | － | － | － | － | － | － | － | － | － | － | 5－107 |
| DO | Wn，Expr | Do code to PC＋Expr，（Wn＋1）times | 2 | 2 | － | － | － | － | － | － | － | － | － | － | － | 5－109 |
| ED | Wm＊Wm，Acc，Wx，Wy，Wxd | Euclidean distance（no accumulate） | 1 | 1 | 令 | 令 | 今 | 今 | 食 | 今 | － | － | － | － | － | 5－111 |
| EDAC | Wm＊Wm，Acc，Wx，Wy，Wxd | Euclidean distance | 1 | 1 | 昘 | 昘 | 仓 | 仓 | 㐱 | 仓 | － | － | － | － | － | 5－113 |
| EXCH | Wns，Wnd | Swap Wns and Wnd | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－115 |
| FBCL | Ws，Wnd | Find bit change from left（MSb）side | 1 | 1 | － | － | － | － | － | － | － | － | － | － | 令 | 5－116 |
| FF1L | Ws，Wnd | Find first one from left（MSb）side | 1 | 1 | － | － | － | － | － | － | － | － | － | － | 企 | 5－118 |
| FF1R | Ws，Wnd | Find first one from right（LSb）side | 1 | 1 | － | － | － | － | － | － | － | － | － | － | 食 | 5－120 |
| GOTO | Expr | Go to address | 2 | 2 | － | － | － | － | － | － | － | － | － | － | － | 5－122 |
| GOTO | Wn | Go to address indirectly | 1 | 2 | － | － | － | － | － | － | － | － | － | － | － | 5－123 |

Legend：Ù̀ set or cleared；Ú may be cleared，but never set；Ò may be set，but never cleared；＇ 1 ＇always set；＇ 0 ＇always cleared；—unchanged Note：SA，SB and SAB are only modified if the corresponding saturation is enabled，otherwise unchanged．

Table 6－3：$\quad$ dsPIC30F／dsPIC33F Instruction Set Summary Table（Continued）

|  | Assembly Syntax Mnemonic，Operands | Description | Words | Cycles | OA | OB | SA | SB | OAB | SAB | DC | N | OV | Z | C | Page \＃ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INC | f $\{$ ，WREG $\}$ | Destination $=\mathrm{f}+1$ | 1 | 1 | － | － | － | － | － | － | 㐱 | 今 | 令 | 令 | 令 | 5－124 |
| INC | Ws，Wd | $\mathrm{Wd}=\mathrm{Ws}+1$ | 1 | 1 | － | － | － | － | － | － | 㐱 | 㐱 | 㐱 | 令 | 㐱 | 5－125 |
| INC2 | f $\{$ ，WREG\} | Destination $=\mathrm{f}+2$ | 1 | 1 | － | － | － | － | － | － | 令 | 㐱 | 㐱 | 令 | 人 | 5－126 |
| INC2 | Ws，Wd | $\mathrm{Wd}=\mathrm{Ws}+2$ | 1 | 1 | － | － | － | － | － | － | 㐱 | 昘 | 㐱 | 㐱 | 㐱 | 5－127 |
| IOR | f $\{$ ，WREG $\}$ | Destination＝f．IOR．WREG | 1 | 1 | － | － | － | － | － | － | － | 食 | － | 令 | － | 5－128 |
| IOR | \＃lit10，Wn | Wn＝lit10 ．IOR．Wn | 1 | 1 | － | － | － | － | － | － | － | 昘 | － | 㐱 | － | 5－129 |
| IOR | Wb，\＃lit5，Wd | Wd＝Wb ．IOR．lit5 | 1 | 1 | － | － | － | － | － | － | － | 昘 | － | 令 | － | 5－130 |
| IOR | Wb，Ws，Wd | Wd＝Wb ．IOR．Ws | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 令 | － | 5－131 |
| LAC | Ws，\＃Slit4，Acc | Load accumulator | 1 | 1 | 今 | 食 | へ | 介 | 食 | ט | － | － | － | － | － | 5－133 |
| LNK | \＃lit14 | Link Frame Pointer | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－135 |
| LSR | f \｛，WREG\} | Destination＝logical right shift f | 1 | 1 | － | － | － | － | － | － | － | 0 | － | 㐱 | 㐱 | 5－136 |
| LSR | Ws，Wd | Wd＝logical right shift Ws | 1 | 1 | － | － | － | － | － | － | － | 0 | － | 令 | 令 | 5－137 |
| LSR | Wb，\＃lit4，Wnd | Wnd＝logical right shift Wb by lit4 | 1 | 1 | － | － | － | － | － | － | － | 企 | － | 令 | － | 5－139 |
| LSR | Wb，Wns，Wnd | Wnd＝logical right shift Wb by Wns | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 令 | － | 5－140 |
| MAC | Wm＊Wn，Acc，Wx，Wxd，Wy，Wyd，AWB | Multiply and accumulate | 1 | 1 | 㐱 | 今， | 介 | 今 | 今 | 今 | － | － | － | － | － | 5－141 |
| MAC | Wm＊Wm，Acc，Wx，Wxd，Wy，Wyd， | Square and accumulate | 1 | 1 | 㐱 | 人 | 仑 | 仓 | 㐱 | 仓 | － | － | － | － | － | 5－143 |
| MOV | $\mathrm{f}\{$ ，WREG $\}$ | Move f to destination | 1 | 1 | － | － | － | － | － | － | － | 食 | － | 昘 | － | 5－145 |
| MOV | WREG，f | Move WREG to f | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－146 |
| MOV | f，Wnd | Move f to Wnd | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－147 |
| MOV | Wns，f | Move Wns to f | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－148 |
| MOV．B | \＃lit8，Wnd | Move 8－bit unsigned literal to Wnd | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－149 |
| MOV | \＃lit16，Wnd | Move 16－bit literal to Wnd | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－150 |
| MOV | ［Ws＋Slit10］，Wnd | Move［Ws＋Slit10］to Wnd | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－151 |
| MOV | Wns，［Wd＋Slit10］ | Move Wns to［Wd＋Slit10］ | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－152 |
| MOV | Ws，Wd | Move Ws to Wd | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－153 |
| MOV．D | Wns，Wnd | Move double Wns to Wnd：Wnd＋ 1 | 1 | 2 | － | － | － | － | － | － | － | － | － | － | － | 5－155 |
| MOV．D | Wns，Wnd | Move double Wns：Wns＋ 1 to Wnd | 1 | 2 | － | － | － | － | － | － | － | － | － | － | － | 5－157 |
| MOVSAC | Acc，Wx，Wxd，Wy，Wyd，AWB | Move［Wx］to Wxd，and［Wy］to Wyd | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－159 |
| MPY | Wm＊Wn，Acc，Wx，Wxd，Wy，Wyd | Multiply Wn by Wm to accumulator | 1 | 1 | 令 | 令 | 介 | 今 | 㐱 | 今 | － | － | － | － | － | 5－161 |
| MPY | Wm＊Wm，Acc，Wx，Wxd，Wy，Wyd | Square to accumulator | 1 | 1 | 㐱 | 㐱 | 仑 | 今 | 㐱 | 仓 | － | － | － | － | － | 5－163 |
| MPY．N | Wm＊Wn，Acc，Wx，Wxd，Wy，Wyd | －（Multiply Wn by Wm）to accumulator | 1 | 1 | 0 | 0 | － | － | 0 | － | － | － | － | － | － | 5－165 |
| MSC | Wm＊Wn，Acc，Wx，Wxd，Wy，Wyd，AWB | Multiply and subtract from accumulator | 1 | 1 | 今 | 今 | へ | 仓 | 今 | 仓 | － | － | － | － | － | 5－167 |
| MUL | $f$ | W3：W2＝ f ＊WREG | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－169 |
| MUL．SS | Wb，Ws，Wnd | $\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=\operatorname{sign}(\mathrm{Wb}) * \operatorname{sign}(\mathrm{Ws})$ | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－170 |
| Legend： <br> Note： | Ù set or cleared；Ú may be cleared，but never set；Ò may be set，but never cleared；＇ 1 ＇always set；＇ 0 ＇always cleared；—unchanged $S A, S B$ and SAB are only modified if the corresponding saturation is enabled，otherwise unchanged． |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Table 6－3：dsPIC30F／dsPIC33F Instruction Set Summary Table（Continued）

|  | Assembly Syntax Mnemonic，Operands | Description | Words | Cycles | OA | OB | SA | SB | OAB | SAB | DC | N | OV | Z | C | Page \＃ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MUL．SU | Wb，\＃lit5，Wnd | \｛Wnd＋1，Wnd $=$ sign（Wb）＊unsign（lit5） | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－172 |
| MUL．SU | Wb，Ws，Wnd | $\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=\operatorname{sign}(\mathrm{Wb})$＊unsign（Ws） | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－174 |
| MUL．US | Wb，Ws，Wnd | $\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=$ unsign $(\mathrm{Wb}) * \operatorname{sign}(\mathrm{Ws})$ | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－176 |
| MUL．UU | Wb，\＃lit5，Wnd | $\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=$ unsign（Wb）＊unsign（lit5） | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－178 |
| MUL．UU | Wb，Ws，Wnd | $\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=$ unsign（Wb）＊unsign（Ws） | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－179 |
| NEG | f $\{$ ，WREG\} | Destination $=\overline{\mathrm{f}}+1$ | 1 | 1 | － | － | － | － | － | － | 㐱 | 令 | 令 | 㐱 | 今 | 5－181 |
| NEG | Ws，Wd | $\mathrm{Wd}=\overline{\mathrm{Ws}}+1$ | 1 | 1 | － | － | － | － | － | － | 食 | 令 | 令 | 令 | 食 | 5－182 |
| NEG | Acc | Negate accumulator | 1 | 1 | 食 | 令 | 介 | へ | 令 | 今 | － | － | － | － | － | 5－183 |
| NOP |  | No operation | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－184 |
| NOPR |  | No operation | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－185 |
| POP | $f$ | POP TOS to f | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－186 |
| POP | Wd | POP TOS to Wd | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－187 |
| POP．D | Wnd | POP double from TOS to Wnd：Wnd＋ 1 | 1 | 2 | － | － | － | － | － | － | － | － | － | － | － | 5－188 |
| POP．S |  | POP shadow registers | 1 | 1 | － | － | － | － | － | － | 令 | 令 | 令 | 令 | 㐱 | 5－189 |
| PUSH | f | PUSH f to TOS | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－190 |
| PUSH | Ws | PUSH Ws to TOS | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－191 |
| PUSH．D | Wns | PUSH double Wns：Wns＋ 1 to TOS | 1 | 2 | － | － | － | － | － | － | － | － | － | － | － | 5－192 |
| PUSH．S |  | PUSH shadow registers | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－193 |
| PWRSAV | \＃lit1 | Enter Power－saving mode | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－194 |
| RCALL | Expr | Relative call | 1 | 2 | － | － | － | － | － | － | － | － | － | － | － | 5－195 |
| RCALL | Wn | Computed call | 1 | 2 | － | － | － | － | － | － | － | － | － | － | － | 5－196 |
| REPEAT | \＃lit14 | Repeat next instruction（lit14＋1）times | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－197 |
| REPEAT | Wn | Repeat next instruction（ $\mathrm{W} \mathrm{n}+1$ ）times | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－198 |
| RESET |  | Software device Reset | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－200 |
| RETFIE |  | Return from interrupt enable | 1 | 3 （2） | － | － | － | － | － | － | － | 令 | 令 | 令 | 食 | 5－201 |
| RETLW | \＃lit10，Wn | Return with lit10 in Wn | 1 | 3 （2） | － | － | － | － | － | － | － | － | － | － | － | 5－202 |
| RETURN |  | Return from subroutine | 1 | 3 （2） | － | － | － | － | － | － | － | － | － | － | － | 5－203 |
| RLC | f $\{$ ，WREG $\}$ | Destination＝rotate left through Carry f | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 令 | 㐱 | 5－204 |
| RLC | Ws，Wd | Wd＝rotate left through Carry Ws | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 㐱 | 㐱 | 5－205 |
| RLNC | f $\{$ ，WREG $\}$ | Destination＝rotate left（no Carry）f | 1 | 1 | － | － | － | － | － | － | － | 今 | － | 令 | － | 5－207 |
| RLNC | Ws，Wd | Wd＝rotate left（no Carry）Ws | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 令 | － | 5－208 |
| RRC | f $\{$ ，WREG $\}$ | Destination＝rotate right through Carry f | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 㐱 | 今 | 5－210 |
| RRC | Ws，Wd | Wd＝rotate right through Carry Ws | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 食 | 㐱 | 5－211 |
| RRNC | f $\{$ ，WREG\} | Destination＝rotate right（no Carry）f | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 令 | － | 5－213 |
| RRNC | Ws，Wd | $\mathrm{Wd}=$ rotate right（no Carry）Ws | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 令 | － | 5－214 |
| Legend： <br> Note： | Ù set or cleared；Ú may be cleared，but never set；Ò may be set，but never cleared；＇1＇always set； SA，SB and SAB are only modified if the corresponding saturation is enabled，otherwise unchanged． |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 6－3：$\quad$ dsPIC30F／dsPIC33F Instruction Set Summary Table（Continued）

|  | Assembly Syntax Mnemonic，Operands | Description | Words | Cycles | OA | OB | SA | SB | OAB | SAB | DC | N | OV | Z | C | Page \＃ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SAC | Acc，\＃Slit4，Wd | Store accumulator | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－216 |
| SAC．R | Acc，\＃Slit4，Wd | Store rounded Accumulator | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－218 |
| SE | Ws，Wd | Wd＝sign－extended Ws | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 食 |  | 5－220 |
| SETM | f | $\mathrm{f}=0 \times \mathrm{FFFF}$ | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－221 |
| SETM | WREG | WREG $=0 \times$ FFFF | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－221 |
| SETM | Ws | Ws＝0xFFFF | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－222 |
| SFTAC | Acc，\＃Slit6 | Arithmetic shift accumulator by Slit6 | 1 | 1 | 㐱 | 昘 | 介 | 仓 | 㐱 | 今 | － | － | － | － | － | 5－223 |
| SFTAC | Acc，Wb | Arithmetic shift accumulator by（Wb） | 1 | 1 | 㐱 | 㐱 | 介 | 今 | 㐱 | 今 | － | － | － | － | － | 5－224 |
| SL | f $\{$ ，WREG\} | Destination＝arithmetic left shift f | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 㐱 | 今 | 5－225 |
| SL | Ws，Wd | Wd＝arithmetic left shift Ws | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 㐱 | 㐱 | 5－226 |
| SL | Wb，\＃lit4，Wnd | Wnd＝left shift Wb by lit 4 | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 今 | － | 5－228 |
| SL | Wb，Wns，Wnd | Wnd＝left shift Wb by Wns | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 昘 | － | 5－229 |
| SUB | $\mathrm{f}\{, \mathrm{WREG}\}$ | Destination $=\mathrm{f}-$ WREG | 1 | 1 | － | － | － | － | － | － | 企 | 令 | 人 | 今 | 今 | 5－230 |
| SUB | \＃lit10，Wn | $\mathrm{Wn}=\mathrm{W} \mathrm{n}-\mathrm{lit} 10$ | 1 | 1 | － | － | － | － | － | － | 令 | 令 | 㐱 | 今 | 令 | 5－231 |
| SUB | Wb，\＃lit5，Wd | $\mathrm{Wd}=\mathrm{Wb}-\mathrm{lit5}$ | 1 | 1 | － | － | － | － | － | － | 㐱 | 令 | 令 | 㐱 | 㐱 | 5－232 |
| SUB | Wb，Ws，Wd | $\mathrm{Wd}=\mathrm{Wb}-\mathrm{Ws}$ | 1 | 1 | － | － | － | － | － | － | 食 | 令 | 令 | 昘 | 令 | 5－233 |
| SUB | Acc | Subtract accumulators | 1 | 1 | 昘 | 昘 | へ | 今 | 令 | 今 | － | － | － | － | － | 5－235 |
| SUBB | f $\{$ ，WREG $\}$ | destination $=\mathrm{f}-$ WREG $-(\overline{\mathrm{C}})$ | 1 | 1 | － | － | － | － | － | － | 今 | 令 | 今 | ， | 令 | 5－236 |
| SUBB | \＃lit10，Wn | $\mathrm{Wn}=\mathrm{Wn}-\mathrm{lit} 10-(\overline{\mathrm{C}})$ | 1 | 1 | － | － | － | － | － | － | 㐱 | 令 | 㐱 | ， | 㐱 | 5－237 |
| SUBB | Wb，\＃lit5，Wd | $\mathrm{Wd}=\mathrm{Wb}-\mathrm{lit5}-(\overline{\mathrm{C}})$ | 1 | 1 | － | － | － | － | － | － | 昘 | 令 | 㐱 | ת | 令 | 5－238 |
| SUBB | Wb，Ws，Wd | $\mathrm{Wd}=\mathrm{Wb}-\mathrm{Ws}-(\overline{\mathrm{C}})$ | 1 | 1 | － | － | － | － | － | － | 令 | 令 | 今 | ， | 令 | 5－239 |
| SUBBR | f $\{$ ，WREG\} | Destination $=$ WREG $-\mathrm{f}-(\overline{\mathrm{C}})$ | 1 | 1 | － | － | － | － | － | － | 食 | 令 | 食 | ת | 令 | 5－241 |
| SUBBR | Wb，\＃lit5，Wd | $\mathrm{Wd}=$ lit5 $-\mathrm{Wb}-(\overline{\mathrm{C}})$ | 1 | 1 | － | － | － | － | － | － | 令 | 令 | 今 | $\Omega$ | 令 | 5－242 |
| SUBBR | Wb，Ws，Wd | $\mathrm{Wd}=\mathrm{Ws}-\mathrm{Wb}-(\overline{\mathrm{C}})$ | 1 | 1 | － | － | － | － | － | － | 㐱 | 令 | 㐱 | ， | 㐱 | 5－243 |
| SUBR | $\mathrm{f}\{, \mathrm{WREG}\}$ | Destination＝WREG－ f | 1 | 1 | － | － | － | － | － | － | 食 | 令 | 㐱 | 食 | 令 | 5－245 |
| SUBR | Wb，\＃lit5，Wd | $\mathrm{Wd}=$ lit5 -Wb | 1 | 1 | － | － | － | － | － | － | 令 | 令 | 令 | 食 | 令 | 5－246 |
| SUBR | Wb，Ws，Wd | $\mathrm{Wd}=\mathrm{Ws}-\mathrm{Wb}$ | 1 | 1 | － | － | － | － | － | － | 令 | 令 | 令 | 㐱 | 令 | 5－247 |
| SWAP | Wn | Wn＝byte or nibble swap W | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－249 |
| TBLRDH | Ws，Wd | Read high program word to Wd | 1 | 2 | － | － | － | － | － | － | － | － | － | － | － | 5－250 |
| TBLRDL | Ws，Wd | Read low program word to Wd | 1 | 2 | － | － | － | － | － | － | － | － | － | － | － | 5－252 |
| TBLWTH | Ws，Wd | Write Ws to high program word | 1 | 2 | － | － | － | － | － | － | － | － | － | － | － | 5－254 |
| TBLWTL | Ws，Wd | Write Ws to low program word | 1 | 2 | － | － | － | － | － | － | － | － | － | － | － | 5－256 |
| ULNK |  | Unlink Frame Pointer | 1 | 1 | － | － | － | － | － | － | － | － | － | － | － | 5－258 |

Legend：Ù set or cleared；Ú may be cleared，but never set；Ò may be set，but never cleared；＇1＇always set；＇0＇always cleared；－unchanged
Note：SA，SB and SAB are only modified if the corresponding saturation is enabled，otherwise unchanged．

## әэиә．ләəу ‘9 廿о！̣วәS

|  | Assembly Syntax Mnemonic，Operands | Description | Words | Cycles | OA | OB | SA | SB | OAB | SAB | DC | N | OV | Z | C | Page \＃ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| XOR | f $\{$ ，WREG $\}$ | Destination $=\mathrm{f}$. XOR．WREG | 1 | 1 | － | － | － | － | － | － | － | 㐱 | － | 㐱 | － | 5－259 |
| XOR | \＃lit10，Wn | $\mathrm{Wn}=$ lit10． $\mathrm{XOR} . \mathrm{Wn}$ | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 令 | － | 5－260 |
| XOR | Wb，\＃lit5，Wd | $\mathrm{Wd}=\mathrm{Wb}$. XOR．lit5 | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 食 | － | 5－261 |
| XOR | Wb，Ws，Wd | Wd＝Wb ．XOR．Ws | 1 | 1 | － | － | － | － | － | － | － | 令 | － | 令 | － | 5－262 |
| ZE | Ws，Wnd | Whd＝zero－extended Ws | 1 | 1 | － | － | － | － | － | － | － | 0 | － | 食 | 1 | 5－264 |

Legend：Ù set or cleared；Ú may be cleared，but never set；Ò may be set，but never cleared；＇1＇always set；＇0＇always cleared；－unchanged
Note：
SA，SB and SAB are only modified if the corresponding saturation is enabled，otherwise unchanged．

## dsPIC30F／33F Programmer＇s Reference Manua

### 6.6 Revision History

## Revision A

This is the initial release of this section.

## Revision B

This revision incorporates all known errata at the time of this document update.

## Revision C (February 2008)

This revision includes the following corrections and updates:

- Instruction Updates:
- Updated BRA Instruction (see "BRA")
- Updated DIVF Instruction (see "DIVF")
- Updated DO Instruction (see "DO")
- Updated SUB instruction (see "SUB")

NOTES:

## INDEX

## A

Accumulator A, Accumulator B ..... 2-5
Accumulator Access ..... 4-33
Accumulator Usage ..... 4-32
Addressing Modes for Wd Destination Register ..... 5-3
Addressing Modes for Ws Source Register ..... 5-3
Assigned Working Register Usage ..... 4-27
B
Byte Operations ..... 4-13
C
Code Examples
'Z' Status bit Operation for 32-bit Addition ..... 4-26
Base MAC Syntax. ..... 4-35
File Register Addressing ..... 4-3
File Register Addressing and WREG ..... 4-3
Frame Pointer Usage ..... 4-23
Illegal Word Move Operations ..... 4-18
Immediate Addressing ..... 4-10
Indirect Addressing with Effective Address Update ..... 4-6
Indirect Addressing with Register Offset. ..... 4-7
Legal Word Move Operations ..... 4-17
MAC Accumulator WB Syntax ..... 4-36
MAC Prefetch Syntax ..... 4-35
Move with Literal Offset Instructions ..... 4-7
MSC Instruction with Two Prefetches and Accumulator Write Back ..... 4-36
Normalizing with FBCL ..... 4-39
Register Direct Addressing ..... 4-4
Sample Byte Math Operations ..... 4-15
Sample Byte Move Operations ..... 4-14
Scaling with FBCL ..... 4-38
Stack Pointer Usage. ..... 4-21
Unsigned f and WREG Multiply (Legacy MULWF Instruction) ..... 4-29
Using 10-bit Literals for Byte Operands ..... 4-19
Using the Default Working Register WREG ..... 4-28
Conditional Branch Instructions ..... 4-25
Core Control Register ..... 2-9
Core Special Function Register Map ..... 6-4
D
Data Addressing Mode Tree ..... 4-10
Data Addressing Modes ..... 4-2
Data Memory Map ..... 6-2
DCOUNT Register ..... 2-6
Default Working Register (WREG) ..... 2-3, 4-28
Development Support ..... 1-2
DOEND Register ..... 2-6
DOSTART Register ..... 2-6
DSP Accumulator Instructions ..... 4-37
DSP Data Formats ..... 4-30
DSP MAC Indirect Addressing Modes ..... 4-8
DSP MAC Instructions ..... 4-33
dsPIC30F/33F Overview ..... 2-2
F
File Register Addressing ..... 4-2

I
Immediate Addressing ..... 4-9
Operands in the Instruction Set ..... 4-9
Implied DSP Operands ..... 4-27
Implied Frame and Stack Pointer. ..... 4-27
Instruction Bit Map ..... 6-9
Instruction Description Example ..... 5-6
Instruction Descriptions ..... 5-7
ADD (16-bit Signed Add to Accumulator) ..... 5-12
ADD (Add Accumulators) ..... 5-11
ADD (Add f to WREG) ..... 5-7
ADD (Add Literal to Wn) ..... 5-8
ADD (Add Wb to Short Literal) ..... 5-9
ADD (Add Wb to Ws) ..... 5-10
ADDC (Add f to WREG with Carry) ..... 5-14
ADDC (Add Literal to Wn with Carry) ..... 5-15
ADDC (Add Wb to Short Literal with Carry) ..... 5-16
ADDC (Add Wb to Ws with Carry) ..... 5-17
AND (AND f and WREG) ..... 5-19
AND (AND Literal and Wd) ..... 5-20
AND (AND Wb and Short Literal) ..... 5-21
AND (AND Wb and Ws) ..... 5-22
ASR (Arithmetic Shift Right by Short Literal) ..... 5-27
ASR (Arithmetic Shift Right by Wns) ..... 5-28
ASR (Arithmetic Shift Right f) ..... 5-24
ASR (Arithmetic Shift Right Ws). ..... 5-25
BCLR (Bit Clear in Ws) ..... 5-30
BCLR.B (Bit Clear f) ..... 5-29
BRA (Branch Unconditionally) ..... 5-31
BRA (Computed Branch) ..... 5-32
BRA C (Branch if Carry). ..... 5-33
BRA GE (Branch if Signed Greater Than or Equal). ..... 5-35
BRA GEU (Branch if Unsigned Greater Than or Equal) ..... 5-36
BRA GT (Branch if Signed Greater Than) ..... 5-37
BRA GTU (Branch if Unsigned Greater Than). ..... 5-38
BRA LE (Branch if Signed Less Than or Equal). ..... 5-39
BRA LEU (Branch if Unsigned Less Than or Equal) ..... 5-40
BRA LT (Branch if Signed Less Than) ..... 5-41
BRA LTU (Branch if Not Carry) ..... 5-44
BRA LTU (Branch if Unsigned Less Than) ..... 5-42
BRA N (Branch if Negative) ..... 5-43
BRA NN (Branch if Not Negative). ..... 5-45
BRA NOV (Branch if Not Overflow) ..... 5-46
BRA NZ (Branch if Not Zero) ..... 5-47
BRA OA (Branch if Overflow Accumulator A) ..... 5-48
BRA OB (Branch if Overflow Accumulator B) ..... 5-49
BRA OV (Branch if Overflow) ..... 5-50
BRA SA (Branch if Saturation Accumulator A) ..... 5-51
BRA SB (Branch if Saturation Accumulator B) ..... 5-52
BRA Z (Branch if Zero) ..... 5-53
BSET (Bit Set f). ..... 5-54
BSET (Bit Set in Ws) ..... 5-55
BSW (Bit Write in Ws) ..... 5-56
BTG (Bit Toggle f). ..... 5-58
BTG (Bit Toggle in Ws). ..... 5-59
BTSC (Bit Test f, Skip if Clear). ..... 5-60
BTSC (Bit Test Ws, Skip if Clear) ..... 5-62
BTSS (Bit Test f, Skip if Set) ..... 5-64
BTSS (Bit Test Ws, Skip if Set) ..... 5-65
BTST (Bit Test f) ..... 5-67
BTST (Bit Test in Ws) ..... 5-68, 5-69
BTSTS (Bit Test/Set f) ..... 5-71
BTSTS (Bit Test/Set in Ws). ..... 5-72
CALL (Call Indirect Subroutine) ..... 5-74
CALL (Call Subroutine) ..... 5-73
CLR (Clear Accumulator, Prefetch Operands) ..... 5-77
CLR (Clear for WREG) ..... 5-75
CLR (Clear Wd). ..... 5-76
CLRWDT (Clear Watchdog Timer) ..... 5-79
COM (Complement f) ..... 5-80
COM (Complement Ws) ..... 5-81
CP (Compare $f$ with WREG, Set Status Flags). ..... 5-82
CP (Compare Wb with lit5, Set Status Flags) ..... 5-83
CP (Compare Wb with Ws, Set Status Flags) ..... 5-84
CPO (Compare f with $0 \times 0$, Set Status Flags) ..... 5-85
CPO (Compare Ws with 0x0, Set Status Flags) ..... 5-86
CPB (Compare $f$ with WREG using Borrow, Set Status Flags) ..... 5-87
CPB (Compare Wb with lit5 using Borrow, Set Status Flags) ..... 5-88
CPB (Compare Ws with Wb using Borrow, Set Status Flags) ..... 5-89
CPSEQ (Compare Wb with Wn, Skip if Equal) ..... 5-91
CPSGT (Signed Compare Wb with Wn, Skip
CPSGT (Signed Compare Wb with Wn, Skip if Greater Than) ..... 5-92
CPSLT (Signed Compare Wb with Wn, Skip if Less Than) ..... 5-93
CPSNE (Signed Compare Wb with Wn, Skip if Not Equal) ..... 5-94
DAW.B (Decimal Adjust Wn) ..... 5-95
DEC (Decrement f) ..... 5-96
DEC (Decrement Ws) ..... 5-97
DEC2 (Decrement f by 2) ..... 5-98
DEC2 (Decrement Ws by 2) ..... 5-99
DISI (Disable Interrupts Temporarily) ..... 5-100
DIV.S (Signed Integer Divide) ..... 5-101
DIV.U (Unsigned Integer Divide) ..... 5-103
DIVF (Fractional Divide) ..... 5-105
DO (Initialize Hardware Loop Literal) ..... 5-107
DO (Initialize Hardware Loop Wn) ..... 5-109
ED (Euclidean Distance, No Accumulate) ..... 5-111
EDAC (Euclidean Distance) ..... 5-113
EXCH (Exchange Wns and Wnd) ..... 5-115
FBCL (Find First Bit Change from Left). ..... 5-116
FF1L (Find First One from Left) ..... 5-118
FF1R (Find First One from Right) ..... 5-120
GOTO (Unconditional Indirect Jump) ..... 5-123
GOTO (Unconditional Jump) ..... 5-122
INC (Increment f) ..... 5-124
INC (Increment Ws). ..... 5-125
INC2 (Increment f by 2) ..... 5-126
INC2 (Increment Ws by 2) ..... 5-127
IOR (Inclusive OR f and WREG) ..... 5-128
IOR (Inclusive OR Literal and Wn) ..... 5-129
IOR (Inclusive OR Wb and Short Literal) ..... 5-130
IOR (Inclusive OR Wb and Ws) ..... 5-131
LAC (Load Accumulator) ..... 5-133
LNK (Allocate Stack Frame) ..... 5-135
LSR (Logical Shift Right by Short Literal) ..... 5-139
LSR (Logical Shift Right by Wns) ..... 5-140
LSR (Logical Shift Right f) ..... 5-136
LSR (Logical Shift Right Ws) ..... 5-137
MAC (Multiply and Accumulate) ..... 5-141
MAC (Square and Accumulate) ..... 5-143
MOV (Move 16-bit Literal to Wn) ..... 5-150
MOV (Move f to Destination). ..... 5-145
MOV (Move f to Wnd) ..... 5-147
MOV (Move Wns to [Wd with offset]) ..... 5-152
MOV (Move Wns to f) ..... 5-148
MOV (Move WREG to f) ..... 5-146
MOV (Move Ws to Wd) ..... 5-153
MOV (Move Ws with offset to Wnd) ..... 5-151
MOV.B (Move 8-bit Literal to Wnd) ..... 5-149
MOV.D (Double-Word Move from Source to Wnd) ..... 5-155
MOV.D (Double-Word Move from Wns to Destination) ..... 5-157
MOVSAC (Prefetch Operands and Store Accumulator) ..... 5-159
MPY (Multiply Wm by Wn to Accumulator) ..... 5-161
MPY (Square to Accumulator) ..... 5-163
MPY.N (Multiply -Wm by Wn to Accumulator) ..... 5-165
MSC (Multiply and Subtract from Accumulator) ..... 5-167
MUL (Integer Unsigned Multiply fand WREG) ..... 5-169
MUL.SS (Integer 16x16-bit Signed Multiply) ..... 5-170
MUL.SU (Integer 16x16-bit Signed-Unsigned Multiply) ..... 5-174
MUL.SU (Integer 16x16-bit Signed-Unsigned Short Literal Multiply) ..... 5-172
MUL.US (Integer 16x16-bit Unsigned-Signed Multiply) ..... 5-176
MUL.UU (Integer 16x16-bit Unsigned Multiply). ..... 5-179
MUL.UU (Integer 16x16-bit Unsigned Short Literal Multiply) ..... 5-178
NEG (Negate Accumulator) ..... 5-183
NEG (Negate f) ..... 5-181
NEG (Negate Ws). ..... 5-182
NOP (No Operation) ..... 5-184
NOPR (No Operation) ..... 5-185
POP (Pop TOS to f). ..... 5-186
POP (Pop TOS to Wd). ..... 5-187
POP.D (Double Pop TOS to Wnd/ Wnd+1). ..... 5-188
POP.S (Pop Shadow Registers) . ..... 5-189
PUSH (Push fto TOS). ..... 5-190
PUSH (Push Ws to TOS) ..... 5-191
PUSH.D (Double Push Wns/ Wns+1 to TOS) ..... 5-192
PUSH.S (Push Shadow Registers) ..... 5-193
PWRSAV (Enter Power Saving Mode) ..... 5-194
RCALL (Computed Relative Call) ..... 5-196
RCALL (Relative Call) ..... 5-195
REPEAT (Repeat Next Instruction 'lit14' Times). ..... 5-197
REPEAT (Repeat Next Instruction Wn Times) ..... 5-198
RESET (Reset) ..... 5-200
RETFIE (Return from Interrupt). ..... 5-201
RETLW (Return with Literal in Wn) ..... 5-202
RETURN (Return) ..... 5-203
RLC (Rotate Left $f$ through Carry) ..... 5-204
RLC (Rotate Left Ws through Carry) ..... 5-205
RLNC (Rotate Left $f$ without Carry).. ..... 5-207
RLNC (Rotate Left Ws without Carry) ..... 5-208
RRC (Rotate Right $f$ through Carry) ..... 5-210
RRC (Rotate Right Ws through Carry) ..... 5-211
RRNC (Rotate Right f without Carry) ..... 5-213
RRNC (Rotate Right Ws without Carry) ..... 5-214
SAC (Store Accumulator) ..... 5-216
SAC.R (Store Rounded Accumulator). ..... 5-218
SE (Sign-Extend Ws) ..... 5-220
SETM (Set for WREG). ..... 5-221
SETM (Set Ws) ..... 5-222
SFTAC (Arithmetic Shift Accumulator by Slit5) ..... 5-223
SFTAC (Arithmetic Shift Accumulator by Wb) ..... 5-224
SL (Shift Left by Short Literal) ..... 5-228
SL (Shift Left by Wns) ..... 5-229
SL (Shift Left f) ..... 5-225
SL (Shift Left Ws). ..... 5-226
SUB (Subtract Accumulators) ..... 5-235
SUB (Subtract Literal from Wn). ..... 5-231
SUB (Subtract Short Literal from Wb) ..... 5-232
SUB (Subtract WREG from f) ..... 5-230
SUB (Subtract Ws from Wb) ..... 5-233
SUBB (Subtract Short Literal from Wb with Borrow) ..... 5-238
SUBB (Subtract Wn from Literal with Borrow) ..... 5-237
SUBB (Subtract WREG and Carry bit from f). ..... 5-236
SUBB (Subtract Ws from Wb with Borrow) ..... 5-239
SUBBR (Subtract from WREG with Borrow) ..... 5-241
SUBBR (Subtract Wb from Short Literal with Borrow) ..... 5-242
SUBBR (Subtract Wb from Ws with Borrow) ..... 5-243
SUBR (Subtract f from WREG) ..... 5-245
SUBR (Subtract Wb from Short Literal) ..... 5-246
SUBR (Subtract Wb from Ws) ..... 5-247
SWAP (Byte or Nibble Swap Wn) ..... 5-249
TBLRDH (Table Read High) ..... 5-250
TBLRDL (Table Read Low) ..... 5-252
TBLWTH (Table Write High) ..... 5-254
TBLWTL (Table Write Low). ..... 5-256
ULNK (De-allocate Stack Frame) ..... 5-258
XOR (Exclusive OR fand WREG) ..... 5-259
XOR (Exclusive OR Literal and Wn) ..... 5-260
XOR (Exclusive OR Wb and Short Literal) ..... 5-261
XOR (Exclusive OR Wb and Ws) ..... 5-262
ZE (Zero-Extend Wn) ..... 5-264
Instruction Encoding Field Descriptors Introduction. ..... 5-2
Instruction Set Overview ..... 3-2
Bit Instructions ..... 3-7
Compare/Skip Instructions ..... 3-8
Control Instructions ..... 3-10
DSP Instructions ..... 3-10
dsPIC30F/33F Instruction Groups ..... 3-2
Logic Instructions ..... 3-5
Math Instructions ..... 3-4
Move Instructions. ..... 3-3
Program Flow Instructions ..... 3-9
Rotate/Shift Instructions ..... 3-6
Shadow/Stack Instructions ..... 3-10
Instruction Set Summary Table ..... 6-11
Instruction Set Symbols ..... 1-4
\#text ..... 1-4
(text) ..... 1-4
<n:m> ..... 1-4
[text] ..... 1-4
\{\}. ..... 1-4
\{label:\} ..... 1-4
Acc. ..... 1-4
AWB ..... 1-4
bit4. ..... 1-4
Expr. ..... 1-4
f.... ..... 1-4
lit1. ..... 1-4
lit10. ..... 1-4
lit14 ..... 1-4
lit16 ..... 1-4
it23 ..... 1-4
lit4. ..... 1-4
lit5 ..... 1-4
lit8. ..... 1-4
Slit10 ..... 1-4
Slit16 ..... 1-4
Slit4 ..... 1-4
Slit5 ..... 1-4
TOS ..... 1-4
Wb ..... 1-4
Wd. ..... 1-4
Wm*Wm ..... 1-4
Wm*Wn ..... 1-4
Wm, Wn ..... 1-4
Wn ..... 1-4
Wnd ..... 1-4
Wns ..... 1-4
WREG ..... 1-4
Ws ..... 1-4
Wx. ..... 1-4
Wxd ..... 1-4
Wy. ..... 1-4
Wyd ..... 1-4
Instruction Stalls ..... 4-12
DO/REPEAT Loops ..... 4-13
Exceptions ..... 4-13
Instructions that Change Program Flow. ..... 4-13
PSV ..... 4-13
RAW Dependency Detection ..... 4-12
Instruction Symbols ..... 5-2
Integer and Fractional Data ..... 4-30
Representation ..... 4-31
Interrupt Priority Level ..... 2-8
Introduction ..... 1-2
M
MAC
Operations ..... 4-34
Prefetch Register Updates ..... 4-34
Prefetches ..... 4-33
Syntax ..... 4-34
Write Back ..... 4-34
MAC Accumulator Write Back Selection ..... 5-5
MAC or MPY Source Operands (Different Working Register) ..... 5-5
MAC or MPY Source Operands (Same Working Register) ..... 5-5
Manual Objective ..... 1-2
Microchip Documentation ..... 1-5
Modulo and Bit-Reversed Addressing Modes ..... 4-8
Multi-Cycle Instructions ..... 3-2
Multi-Word Instructions ..... 3-3
N
Normalizing the Accumulator with the FBCL Instruction... ..... 4-39
0
Offset Addressing Modes for Wd DestinationRegister (with Register Offset)5-3
Offset Addressing Modes for Ws Source Register (with Register Offset) ..... 5-3
P
PICmicro ${ }^{\circledR}$ Microcontroller Compatibility ..... 4-28
PRODH
PRODL Register Pair ..... 4-28
Program Addressing Modes ..... 4-11
Methods of Modifying Flow ..... 4-11
Program Counter ..... 2-5
Program Memory Map ..... 6-7
Programmer's Model. ..... 2-3
Diagram ..... 2-4
Register Descriptions ..... 2-3
PSVPAG Register. ..... 2-5
R
RCOUNT Register ..... 2-6
Register Direct Addressing ..... 4-4
Register Indirect Addressing ..... 4-5
Modes ..... 4-5
Register Indirect Addressing and the Instruction Set. ..... 4-8
Registers
CORCON (Core Control) Register ..... 2-12
SR (Status) Register ..... 2-10
Related Documents ..... 1-5
S
Scaling Data with the FBCL Instruction ..... 4-37
Scaling Examples ..... 4-38
Shadow Registers ..... 2-9
Automatic Usage ..... 2-9
Software Stack Frame Pointer ..... 2-3, 4-22
Example ..... 4-23
Overflow ..... 4-24
Underflow ..... 4-24
Software Stack Pointer ..... 2-5, 4-20
Example ..... 4-21
Stack Pointer Limit Register (SPLIM) ..... 2-5
Status Register ..... 2-7
DSP ALU Status Bits ..... 2-8
Loop Status Bits ..... 2-7
MCU ALU Status Bits ..... 2-7
Style and Symbol Conventions. ..... 1-3
Document Conventions ..... 1-3
T
TBLPAG Register ..... 2-5
Third Party Documentation ..... 1-5
U
Using 10-bit Literal Operands ..... 4-19
10-bit Literal Coding ..... 4-19
w
Word Move Operations ..... 4-16
Data Alignment in Memory ..... 4-16
Working Register Array ..... 2-3

## X

X Data Space Prefetch Destination ..... 5-4
X Data Space Prefetch Operation. ..... 5-4
Y
Y Data Space Prefetch Destination ..... 5-5
Y Data Space Prefetch Operation. ..... 5-4
Z
Z Status Bit ..... 4-26

## NOTES:

## Worldwide Sales and Service

## AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://support.microchip.com
Web Address:
www.microchip.com

## Atlanta

Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

## Boston

Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088
Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

## Dallas

Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924
Detroit
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260

## Kokomo

Kokomo, IN
Tel: 765-864-8360
Fax: 765-864-8387
Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Santa Clara
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445

## Toronto

Mississauga, Ontario,
Canada
Tel: 905-673-0699
Fax: 905-673-6509

## ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431
Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755
China-Beijing
Tel: 86-10-8528-2100
Fax: 86-10-8528-2104
China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889
China - Hong Kong SAR
Tel: 852-2401-1200
Fax: 852-2401-3431
China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470
China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205
China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066
China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393
China - Shenzhen
Tel: 86-755-8203-2660
Fax: 86-755-8203-1760
China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118
China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130
China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256
China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

ASIA/PACIFIC
India - Bangalore
Tel: 91-80-4182-8400
Fax: 91-80-4182-8422
India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632
India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513
Japan - Yokohama
Tel: 81-45-471-6166
Fax: 81-45-471-6122
Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302

## Korea - Seoul

Tel: 82-2-554-7200
Fax: 82-2-558-5932 or 82-2-558-5934
Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859
Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068
Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

## Singapore

Tel: 65-6334-8870
Fax: 65-6334-8850
Taiwan - Hsin Chu
Tel: 886-3-572-9526
Fax: 886-3-572-6459
Taiwan - Kaohsiung
Tel: 886-7-536-4818
Fax: 886-7-536-4803
Taiwan - Taipei
Tel: 886-2-2500-6610
Fax: 886-2-2508-0102
Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

## EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393
Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829
France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79
Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44
Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781
Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340
Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91
UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820


[^0]:    Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC $^{\circledR}$ MCUs and dsPIC® ${ }^{\circledR}$ DSCs, KEELOQ ${ }^{\circledR}$ code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

[^1]:    Cycles:

